67 lines
2.6 KiB
Tcl
67 lines
2.6 KiB
Tcl
|
|
source $ad_hdl_dir/projects/common/zcu102/zcu102_system_bd.tcl
|
|
|
|
# configuring one parameter at a time will end in a validation proces halt
|
|
set_property -dict [list \
|
|
CONFIG.PSU__ENET0__GRP_MDIO__ENABLE {1} \
|
|
CONFIG.PSU__ENET0__GRP_MDIO__IO {EMIO} \
|
|
CONFIG.PSU__ENET0__PERIPHERAL__ENABLE {1} \
|
|
CONFIG.PSU__ENET0__PERIPHERAL__IO {EMIO} \
|
|
CONFIG.PSU__ENET1__GRP_MDIO__ENABLE {1} \
|
|
CONFIG.PSU__ENET1__GRP_MDIO__IO {EMIO} \
|
|
CONFIG.PSU__ENET1__PERIPHERAL__ENABLE {1} \
|
|
CONFIG.PSU__ENET1__PERIPHERAL__IO {EMIO} \
|
|
CONFIG.PSU__PCIE__PERIPHERAL__ENABLE {0} \
|
|
CONFIG.PSU__SATA__PERIPHERAL__ENABLE {0}] [get_bd_cells sys_ps8]
|
|
|
|
create_bd_port -dir O reset_a
|
|
create_bd_port -dir O reset_b
|
|
create_bd_port -dir I ref_clk_50_a
|
|
create_bd_port -dir I ref_clk_50_b
|
|
|
|
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:rmii_rtl:1.0 RMII_PHY_M_0
|
|
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:rmii_rtl:1.0 RMII_PHY_M_1
|
|
make_bd_intf_pins_external [get_bd_intf_pins sys_ps8/MDIO_ENET0]
|
|
make_bd_intf_pins_external [get_bd_intf_pins sys_ps8/MDIO_ENET1]
|
|
|
|
ad_ip_instance mii_to_rmii mii_to_rmii_0
|
|
ad_ip_parameter mii_to_rmii_0 CONFIG.C_MODE 1
|
|
ad_ip_parameter mii_to_rmii_0 CONFIG.C_SPEED_100 1
|
|
ad_ip_parameter mii_to_rmii_0 CONFIG.C_FIXED_SPEED 0
|
|
|
|
ad_connect mii_to_rmii_0/GMII sys_ps8/GMII_ENET0
|
|
ad_connect mii_to_rmii_0/ref_clk ref_clk_50_a
|
|
|
|
ad_connect mii_to_rmii_0/RMII_PHY_M RMII_PHY_M_0
|
|
|
|
ad_ip_instance mii_to_rmii mii_to_rmii_1
|
|
ad_ip_parameter mii_to_rmii_1 CONFIG.C_MODE 1
|
|
ad_ip_parameter mii_to_rmii_1 CONFIG.C_SPEED_100 1
|
|
ad_ip_parameter mii_to_rmii_1 CONFIG.C_FIXED_SPEED 0
|
|
|
|
ad_connect mii_to_rmii_1/GMII sys_ps8/GMII_ENET1
|
|
ad_connect mii_to_rmii_1/ref_clk ref_clk_50_b
|
|
|
|
ad_connect mii_to_rmii_1/RMII_PHY_M RMII_PHY_M_1
|
|
|
|
ad_ip_instance proc_sys_reset proc_sys_reset_eth0
|
|
ad_connect proc_sys_reset_eth0/slowest_sync_clk ref_clk_50_a
|
|
ad_connect proc_sys_reset_eth0/ext_reset_in sys_rstgen/peripheral_aresetn
|
|
ad_connect proc_sys_reset_eth0/peripheral_reset reset_a
|
|
ad_connect proc_sys_reset_eth0/peripheral_aresetn mii_to_rmii_0/rst_n
|
|
|
|
ad_ip_instance proc_sys_reset proc_sys_reset_eth1
|
|
ad_connect proc_sys_reset_eth1/slowest_sync_clk ref_clk_50_b
|
|
ad_connect proc_sys_reset_eth1/ext_reset_in sys_rstgen/peripheral_aresetn
|
|
ad_connect proc_sys_reset_eth1/peripheral_reset reset_b
|
|
ad_connect proc_sys_reset_eth1/peripheral_aresetn mii_to_rmii_1/rst_n
|
|
|
|
source $ad_hdl_dir/projects/scripts/adi_pd.tcl
|
|
|
|
#system ID
|
|
ad_ip_parameter axi_sysid_0 CONFIG.ROM_ADDR_BITS 9
|
|
ad_ip_parameter rom_sys_0 CONFIG.PATH_TO_FILE "[pwd]/mem_init_sys.txt"
|
|
ad_ip_parameter rom_sys_0 CONFIG.ROM_ADDR_BITS 9
|
|
|
|
sysid_gen_sys_init_file
|