| .. |
|
axi_ad9122
|
up/constr: independent read/write and local constraints
|
2014-10-02 14:35:59 -04:00 |
|
axi_ad9144
|
axi_ad9144: added constraints
|
2014-10-17 13:57:09 -04:00 |
|
axi_ad9152
|
ip: constraint changes
|
2014-10-15 14:50:58 -04:00 |
|
axi_ad9234
|
library: remove all constraints for now
|
2014-10-07 16:59:19 -04:00 |
|
axi_ad9250
|
up/constr: independent read/write and local constraints
|
2014-10-02 14:35:59 -04:00 |
|
axi_ad9265
|
axi_ad9265: Updated project with new up independent read/write
|
2014-10-03 12:32:08 +03:00 |
|
axi_ad9361
|
up/constr: independent read/write and local constraints
|
2014-10-02 14:35:59 -04:00 |
|
axi_ad9434
|
axi_ad9434: Independent read/write update
|
2014-10-07 18:01:44 +03:00 |
|
axi_ad9467
|
axi_ad9467: Independent read/write update
|
2014-10-08 11:23:44 +03:00 |
|
axi_ad9625
|
axi_ad9625: added constraints
|
2014-10-17 13:57:30 -04:00 |
|
axi_ad9643
|
up/constr: independent read/write and local constraints
|
2014-10-02 14:35:59 -04:00 |
|
axi_ad9652
|
up/constr: independent read/write and local constraints
|
2014-10-02 14:35:59 -04:00 |
|
axi_ad9671
|
usdrx1: Update project so that the AD9671 cores can be synchronized
|
2014-10-13 17:06:40 +03:00 |
|
axi_ad9680
|
ip: constraint changes
|
2014-10-15 14:50:58 -04:00 |
|
axi_clkgen
|
up/constr: independent read/write and local constraints
|
2014-10-02 14:35:59 -04:00 |
|
axi_dmac
|
axi_dmac: Add default driver values for optional input ports
|
2014-10-10 16:25:46 +03:00 |
|
axi_fifo
|
axi_dmac/axi_fifo: Add missing file
|
2014-09-15 21:04:57 +02:00 |
|
axi_fifo2s
|
ip: constraint changes
|
2014-10-15 14:50:58 -04:00 |
|
axi_hdmi_tx
|
ip: constraint changes
|
2014-10-15 14:50:58 -04:00 |
|
axi_i2s_adi
|
axi_i2s: Add missing signals to the regmap read process sensitivity list
|
2014-10-10 16:25:56 +03:00 |
|
axi_jesd_gt
|
gt: constraint modifications
|
2014-10-15 14:51:01 -04:00 |
|
axi_mc_controller
|
Remove BASEADDR/HIGHADDR parameters
|
2014-09-11 12:26:37 +02:00 |
|
axi_mc_current_monitor
|
Remove BASEADDR/HIGHADDR parameters
|
2014-09-11 12:26:37 +02:00 |
|
axi_mc_speed
|
Remove BASEADDR/HIGHADDR parameters
|
2014-09-11 12:26:37 +02:00 |
|
axi_spdif_tx
|
axi_spdif: Add missing signals to the regmap read sensitifity list
|
2014-10-10 16:26:09 +03:00 |
|
common
|
up_axi: altera can not handle same clock assertion of arready and rvalid
|
2014-10-09 15:25:05 -04:00 |
|
controllerperipheralhdladi_pcore
|
motor_control: Updated the FOC IP
|
2014-09-08 15:52:18 +03:00 |
|
ip_pid_controller
|
Remove executable flags from non-exectuable files
|
2014-09-09 15:05:06 +02:00 |
|
prcfg
|
prcfg: Update the prcfg logic to the new ad9361 interface
|
2014-08-05 17:54:37 +03:00 |
|
scripts
|
scripts/adi_ip: Add helper function to create bus clock and reset interface
|
2014-10-10 16:11:31 +03:00 |
|
util_adc_pack
|
util_adc_pack: removed latches
|
2014-10-17 15:40:16 +03:00 |
|
util_dac_unpack
|
util_dac_unpack: Fix unpack order with 1 channel
|
2014-10-10 16:26:14 +03:00 |
|
util_i2c_mixer
|
pointers to directories
|
2014-02-28 16:58:30 -05:00 |
|
util_rfifo
|
fifo- monitor status signals
|
2014-06-25 12:15:13 -04:00 |
|
util_sync_reset
|
util_sync_reset: Fix polarity of the sync_resetn signal
|
2014-03-25 13:03:12 +01:00 |
|
util_wfifo
|
wfifo: added axi stream support
|
2014-10-15 14:50:56 -04:00 |
46d1710539