zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
pluto_hdl_adi/projects/cn0363
History
Istvan Csomortani 7960b00684 block_design: Update with new clock net variables 
Using the new clock net variables in all Xilinx block designs.
 		2019-06-11 18:13:06 +03:00
..
common block_design: Update with new clock net variables 2019-06-11 18:13:06 +03:00
zed all/system_top.v: loopback gpio lines 2018-10-04 14:19:37 +03:00
Makefile Regenerate project top-level Makefiles 2018-04-11 15:09:54 +03:00