pluto_hdl_adi/projects/fmcjesdadc1/common
Istvan Csomortani 7960b00684 block_design: Update with new clock net variables
Using the new clock net variables in all Xilinx block designs.
2019-06-11 18:13:06 +03:00
..
fmcjesdadc1_bd.tcl block_design: Update with new clock net variables 2019-06-11 18:13:06 +03:00
fmcjesdadc1_spi.v license: Fix a spelling mistake 2018-04-11 15:09:54 +03:00