pluto_hdl_adi/projects/ad6676evb/zc706
Istvan Csomortani ac2e5a9dac constraints: Update constraints
Xilinx recommends that all synchronizer flip-flops have
their ASYNC_REG property set to true in order to preserve the
synchronizer cells through any logic optimization during synthesis
and implementation.
2017-02-24 13:43:32 +02:00
..
Makefile Make: Update Makefiles 2017-02-10 16:32:58 +02:00
system_bd.tcl Add .gitattributes file 2015-06-26 11:07:10 +02:00
system_constr.xdc constraints: Update constraints 2017-02-24 13:43:32 +02:00
system_project.tcl ad6676evb: Update projects with ad_sysref_gen 2016-12-19 10:52:25 +00:00
system_top.v ad6676evb: Update projects with ad_sysref_gen 2016-12-19 10:52:25 +00:00