238 lines
7.1 KiB
Verilog
238 lines
7.1 KiB
Verilog
// ***************************************************************************
|
|
// ***************************************************************************
|
|
// Copyright (C) 2023 Analog Devices, Inc. All rights reserved.
|
|
//
|
|
// In this HDL repository, there are many different and unique modules, consisting
|
|
// of various HDL (Verilog or VHDL) components. The individual modules are
|
|
// developed independently, and may be accompanied by separate and unique license
|
|
// terms.
|
|
//
|
|
// The user should read each of these license terms, and understand the
|
|
// freedoms and responsibilities that he or she has by using this source/core.
|
|
//
|
|
// This core is distributed in the hope that it will be useful, but WITHOUT ANY
|
|
// WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR
|
|
// A PARTICULAR PURPOSE.
|
|
//
|
|
// Redistribution and use of source or resulting binaries, with or without modification
|
|
// of this file, are permitted under one of the following two license terms:
|
|
//
|
|
// 1. The GNU General Public License version 2 as published by the
|
|
// Free Software Foundation, which can be found in the top level directory
|
|
// of this repository (LICENSE_GPL2), and also online at:
|
|
// <https://www.gnu.org/licenses/old-licenses/gpl-2.0.html>
|
|
//
|
|
// OR
|
|
//
|
|
// 2. An ADI specific BSD license, which can be found in the top level directory
|
|
// of this repository (LICENSE_ADIBSD), and also on-line at:
|
|
// https://github.com/analogdevicesinc/hdl/blob/main/LICENSE_ADIBSD
|
|
// This will allow to generate bit files and not release the source code,
|
|
// as long as it attaches to an ADI device.
|
|
//
|
|
// ***************************************************************************
|
|
// ***************************************************************************
|
|
|
|
`timescale 1ns/100ps
|
|
|
|
module system_top (
|
|
inout [14:0] ddr_addr,
|
|
inout [ 2:0] ddr_ba,
|
|
inout ddr_cas_n,
|
|
inout ddr_ck_n,
|
|
inout ddr_ck_p,
|
|
inout ddr_cke,
|
|
inout ddr_cs_n,
|
|
inout [ 3:0] ddr_dm,
|
|
inout [31:0] ddr_dq,
|
|
inout [ 3:0] ddr_dqs_n,
|
|
inout [ 3:0] ddr_dqs_p,
|
|
inout ddr_odt,
|
|
inout ddr_ras_n,
|
|
inout ddr_reset_n,
|
|
inout ddr_we_n,
|
|
|
|
inout fixed_io_ddr_vrn,
|
|
inout fixed_io_ddr_vrp,
|
|
inout [53:0] fixed_io_mio,
|
|
inout fixed_io_ps_clk,
|
|
inout fixed_io_ps_porb,
|
|
inout fixed_io_ps_srstb,
|
|
|
|
inout [31:0] gpio_bd,
|
|
|
|
output hdmi_out_clk,
|
|
output hdmi_vsync,
|
|
output hdmi_hsync,
|
|
output hdmi_data_e,
|
|
output [15:0] hdmi_data,
|
|
|
|
output i2s_mclk,
|
|
output i2s_bclk,
|
|
output i2s_lrclk,
|
|
output i2s_sdata_out,
|
|
input i2s_sdata_in,
|
|
|
|
output spdif,
|
|
|
|
inout iic_scl,
|
|
inout iic_sda,
|
|
inout [ 1:0] iic_mux_scl,
|
|
inout [ 1:0] iic_mux_sda,
|
|
|
|
input otg_vbusoc,
|
|
|
|
output scki_p,
|
|
output scki_n,
|
|
input scko_p,
|
|
input scko_n,
|
|
input sdo_p,
|
|
input sdo_n,
|
|
|
|
input busy,
|
|
output cnv,
|
|
output pd,
|
|
output lvds_cmos_n,
|
|
|
|
input csd0, //spiad_sdo
|
|
output reg csck, //spiad_sck
|
|
output reg csdio,//spiad_sdi
|
|
output reg cs_n //spiad_csn
|
|
);
|
|
|
|
// internal signals
|
|
|
|
wire [63:0] gpio_i;
|
|
wire [63:0] gpio_o;
|
|
wire [63:0] gpio_t;
|
|
wire [ 1:0] iic_mux_scl_i_s;
|
|
wire [ 1:0] iic_mux_scl_o_s;
|
|
wire iic_mux_scl_t_s;
|
|
wire [ 1:0] iic_mux_sda_i_s;
|
|
wire [ 1:0] iic_mux_sda_o_s;
|
|
wire iic_mux_sda_t_s;
|
|
|
|
assign gpio_i[63:32] = gpio_o[63:32];
|
|
assign pd = gpio_o[32];
|
|
|
|
wire spiad_sck_s;
|
|
wire spiad_csn_s;
|
|
reg [ 4:0] cnt_cs_up = 3'd0;
|
|
|
|
always @(posedge cpu_clk) begin
|
|
csck <= spiad_sck_s;
|
|
csdio <= spiad_sdi_s;
|
|
if (spiad_csn_s == 1'b0) begin
|
|
cs_n <= 1'b0;
|
|
cnt_cs_up <= 3'd0;
|
|
end else if (cnt_cs_up == 5'h1f) begin
|
|
cs_n <= 1'b0;
|
|
cnt_cs_up <= cnt_cs_up;
|
|
end else begin
|
|
cs_n <= 1'b1;
|
|
cnt_cs_up <= cnt_cs_up + 3'd1;
|
|
end
|
|
end
|
|
|
|
// instantiations
|
|
|
|
ad_iobuf #(
|
|
.DATA_WIDTH(32)
|
|
) i_iobuf (
|
|
.dio_t(gpio_t[31:0]),
|
|
.dio_i(gpio_o[31:0]),
|
|
.dio_o(gpio_i[31:0]),
|
|
.dio_p(gpio_bd));
|
|
|
|
ad_iobuf #(
|
|
.DATA_WIDTH(2)
|
|
) i_iic_mux_scl (
|
|
.dio_t({iic_mux_scl_t_s, iic_mux_scl_t_s}),
|
|
.dio_i(iic_mux_scl_o_s),
|
|
.dio_o(iic_mux_scl_i_s),
|
|
.dio_p(iic_mux_scl));
|
|
|
|
ad_iobuf #(
|
|
.DATA_WIDTH(2)
|
|
) i_iic_mux_sda (
|
|
.dio_t({iic_mux_sda_t_s, iic_mux_sda_t_s}),
|
|
.dio_i(iic_mux_sda_o_s),
|
|
.dio_o(iic_mux_sda_i_s),
|
|
.dio_p(iic_mux_sda));
|
|
|
|
system_wrapper i_system_wrapper (
|
|
.ddr_addr (ddr_addr),
|
|
.ddr_ba (ddr_ba),
|
|
.ddr_cas_n (ddr_cas_n),
|
|
.ddr_ck_n (ddr_ck_n),
|
|
.ddr_ck_p (ddr_ck_p),
|
|
.ddr_cke (ddr_cke),
|
|
.ddr_cs_n (ddr_cs_n),
|
|
.ddr_dm (ddr_dm),
|
|
.ddr_dq (ddr_dq),
|
|
.ddr_dqs_n (ddr_dqs_n),
|
|
.ddr_dqs_p (ddr_dqs_p),
|
|
.ddr_odt (ddr_odt),
|
|
.ddr_ras_n (ddr_ras_n),
|
|
.ddr_reset_n (ddr_reset_n),
|
|
.ddr_we_n (ddr_we_n),
|
|
.fixed_io_ddr_vrn (fixed_io_ddr_vrn),
|
|
.fixed_io_ddr_vrp (fixed_io_ddr_vrp),
|
|
.fixed_io_mio (fixed_io_mio),
|
|
.fixed_io_ps_clk (fixed_io_ps_clk),
|
|
.fixed_io_ps_porb (fixed_io_ps_porb),
|
|
.fixed_io_ps_srstb (fixed_io_ps_srstb),
|
|
.gpio_i (gpio_i),
|
|
.gpio_o (gpio_o),
|
|
.gpio_t (gpio_t),
|
|
.hdmi_data (hdmi_data),
|
|
.hdmi_data_e (hdmi_data_e),
|
|
.hdmi_hsync (hdmi_hsync),
|
|
.hdmi_out_clk (hdmi_out_clk),
|
|
.hdmi_vsync (hdmi_vsync),
|
|
.i2s_bclk (i2s_bclk),
|
|
.i2s_lrclk (i2s_lrclk),
|
|
.i2s_mclk (i2s_mclk),
|
|
.i2s_sdata_in (i2s_sdata_in),
|
|
.i2s_sdata_out (i2s_sdata_out),
|
|
.iic_fmc_scl_io (iic_scl),
|
|
.iic_fmc_sda_io (iic_sda),
|
|
.iic_mux_scl_i (iic_mux_scl_i_s),
|
|
.iic_mux_scl_o (iic_mux_scl_o_s),
|
|
.iic_mux_scl_t (iic_mux_scl_t_s),
|
|
.iic_mux_sda_i (iic_mux_sda_i_s),
|
|
.iic_mux_sda_o (iic_mux_sda_o_s),
|
|
.iic_mux_sda_t (iic_mux_sda_t_s),
|
|
.otg_vbusoc (otg_vbusoc),
|
|
.spdif (spdif),
|
|
.system_cpu_clk (cpu_clk),
|
|
.spi0_clk_i (spiad_sck_s),
|
|
.spi0_clk_o (spiad_sck_s),
|
|
.spi0_csn_0_o (spiad_csn_s),
|
|
.spi0_csn_1_o (),
|
|
.spi0_csn_2_o (),
|
|
.spi0_csn_i (1'b1),
|
|
.spi0_sdi_i (csd0),
|
|
.spi0_sdo_i (csd0),
|
|
.spi0_sdo_o (spiad_sdi_s),
|
|
.spi1_clk_i (1'b0),
|
|
.spi1_clk_o (),
|
|
.spi1_csn_0_o (),
|
|
.spi1_csn_1_o (),
|
|
.spi1_csn_2_o (),
|
|
.spi1_csn_i (1'b1),
|
|
.spi1_sdi_i (1'b0),
|
|
.spi1_sdo_i (1'b0),
|
|
.spi1_sdo_o (),
|
|
.scki_p (scki_p),
|
|
.scki_n (scki_n),
|
|
.scko_p (scko_p),
|
|
.scko_n (scko_n),
|
|
.sdo_p (sdo_p),
|
|
.sdo_n (sdo_n),
|
|
.busy (busy),
|
|
.cnv (cnv),
|
|
.lvds_cmos_n (lvds_cmos_n));
|
|
|
|
endmodule
|