77631c8717
Replace the axi_ad9250 implementation with the new generic JESD204 interface ADC core. The replacement is functionally equivalent, except that the converter clock ratio is now correctly reported as 2 rather than 1 as before. Also the adc_rst output port is removed. It is not used in any design. The current guidelines for the reset for the JESD204 subsystem is to use an external reset generator. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> |
||
---|---|---|
.. | ||
Makefile | ||
axi_ad9250.v | ||
axi_ad9250_hw.tcl | ||
axi_ad9250_ip.tcl |