zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
pluto_hdl_adi/projects
History
Lars-Peter Clausen c7989925c5 fmcomms2: c5soc: Add false path between 50MHz and VGA PLL clock 
Otherwise we get timing errors for the reset signal that is generated in the
50MHz clock domain, but used in the VGA PLL clock domain.

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
 		2014-09-09 15:05:06 +02:00
..
ad9467_fmc ad9467 : initial checkin 2014-04-09 17:34:40 +03:00
ad9625_fmc ad9625_plddr: Delete trailing whitespaces. 2014-07-23 19:31:07 +03:00
ad9625x2_fmc ad9625x2: updates on pcores 2014-09-05 12:25:43 -04:00
ad9671_fmc Remove executable flags from non-exectuable files 2014-09-09 15:05:06 +02:00
ad9680_eval daq2: initial checkin 2014-06-12 15:54:25 -04:00
adv7511 Remove executable flags from non-exectuable files 2014-09-09 15:05:06 +02:00
common Remove executable flags from non-exectuable files 2014-09-09 15:05:06 +02:00
daq1 daq1: Initial commit 2014-09-01 18:34:31 +03:00
daq2 daq2/kcu105: timing improvement -register slices hang 2014-09-08 10:24:56 -04:00
fmcjesdadc1 Remove executable flags from non-exectuable files 2014-09-09 15:05:06 +02:00
fmcomms1 fmcomms1: zc706 2014-08-22 09:08:55 -04:00
fmcomms2 fmcomms2: c5soc: Add false path between 50MHz and VGA PLL clock 2014-09-09 15:05:06 +02:00
fmcomms2_pr fmcomms2_pr: Fix file path on ZC706/system_bd.tcl 2014-09-01 18:49:55 +03:00
fmcomms5 ZED, ZC702: Added contraints so that projects can successfully synthesize on linux systems 2014-08-26 16:28:41 +03:00
fmcomms6 ad9652/zc706: fix dma write 2014-08-27 10:44:39 -04:00
motor_control Remove executable flags from non-exectuable files 2014-09-09 15:05:06 +02:00
pmods/xfest14_zed Add xfest14 PMODs project 2014-08-12 10:14:16 +02:00
scripts prcfg: Generate configuration files to *.bin 2014-07-24 09:43:00 +03:00
usdrx1 Remove executable flags from non-exectuable files 2014-09-09 15:05:06 +02:00