Go to file
Rejeesh Kutty 1c32894333 fmcomms2: intrs within ipi 2015-03-12 15:58:55 -04:00
library utiil_gmii_to_rgmii: registerd Rx/ Tx paths. Changed RX clock buffers to a single BUFG 2015-03-12 16:57:52 +02:00
projects fmcomms2: intrs within ipi 2015-03-12 15:58:55 -04:00
.gitignore
LICENSE
README.md

README.md

hdl

Analog Devices HDL libraries and projects

Tools version:

  • Vivado 2014.2
  • Quartus 14.0

First time users, it is highly recommended to go through our HDL user guide at the following url:

http://wiki.analog.com/resources/fpga/docs/hdl

For support please visit our FPGA Reference Designs Support Community on EngineerZone:

http://ez.analog.com/community/fpga