zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
pluto_hdl_adi/projects/pzsdr1
History
Istvan Csomortani 9055774795 all: Update license for all hdl source files 
All the hdl (verilog and vhdl) source files were updated. If a file did not
have any license, it was added into it. Files, which were generated by
a tool (like Matlab) or were took over from other source (like opencores.org),
were unchanged.

New license looks as follows:

Copyright 2014 - 2017 (c) Analog Devices, Inc. All rights reserved.

Each core or library found in this collection may have its own licensing terms.
The user should keep this in in mind while exploring these cores.

Redistribution and use in source and binary forms,
with or without modification of this file, are permitted under the terms of either
 (at the option of the user):

  1. The GNU General Public License version 2 as published by the
     Free Software Foundation, which can be found in the top level directory, or at:
https://www.gnu.org/licenses/old-licenses/gpl-2.0.en.html

OR

  2.  An ADI specific BSD license as noted in the top level directory, or on-line at:
https://github.com/analogdevicesinc/hdl/blob/dev/LICENSE
 		2017-05-17 11:52:08 +03:00
..
ccbox_lvds all: Update license for all hdl source files 2017-05-17 11:52:08 +03:00
ccbrk_cmos all: Update license for all hdl source files 2017-05-17 11:52:08 +03:00
ccbrk_lvds all: Update license for all hdl source files 2017-05-17 11:52:08 +03:00
ccusb_lvds all: Update license for all hdl source files 2017-05-17 11:52:08 +03:00
common pzsdr*: Automatic IP version update 2017-05-02 11:43:32 +03:00
Makefile pzsdr1: Added ccusb_lvds initial project 2016-11-22 16:58:34 +02:00
README.md pzsdr1- added readme 2016-11-17 11:29:01 -05:00

README.md

PicoZed SDR SOM (PZSDR2)

This folder contains the PZSDR2 SOM projects for each of the carrier boards.

Board Design Files

Directory/File Description
common/pzsdr2_bd.tcl pzsdr2 SOM module board design file.
common/ccbrk_bd.tcl carrier, break out board design file.
common/ccfmc_bd.tcl carrier, fmc board design file.
common/ccpci_bd.tcl carrier, pci-e board design file.
common/ccusb_bd.tcl carrier, usb board design file.

FMC & BRK carrier designs includes loopback daughtercards for connectivity testing.

Board Constraint Files

Directory/File Description
common/pzsdr2_constr.xdc pzsdr2 SOM base constraints file.
common/pzsdr2_constr_cmos.xdc pzsdr2 SOM CMOS mode constraints file.
common/pzsdr2_constr_lvds.xdc pzsdr2 SOM LVDS mode constraints file.
common/ccbrk_constr.xdc carrier, break out board constraints file.
common/ccfmc_constr.xdc carrier, fmc board constraints file.
common/ccpci_constr.xdc carrier, pci-e board constraints file.
common/ccusb_constr.xdc carrier, usb board constraints file.

FMC & BRK carrier designs includes loopback daughtercards for connectivity testing.

Building, Generating Bit Files

[pzsdr2] cd ccbrk_cmos

[pzsdr2/ccbrk_cmos] make

The make in each carrier directory builds the corresponding project. The above example builds PZSDR2-CCBRK hardware bit files in CMOS mode.

Documentation