28801f2f37
The DDR memory reference clock on the A10SoC development board is differential. Currently the EMIF core it is configured for single-ended configuration, which causes it to generate incorrect IOSTANDARD constraints. Those incorrect constraints get overwritten again in system_assign.tcl, so things are working, but this generates a warning when building the design Configure the EMIF core correctly and remove the manual constraint overwrite since they are no longer necessary. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> |
||
---|---|---|
library | ||
projects | ||
.gitattributes | ||
.gitignore | ||
LICENSE | ||
LICENSE_ADIBSD | ||
LICENSE_GPL2 | ||
LICENSE_LGPL | ||
Makefile | ||
README.md |
README.md
HDL Reference Designs
Analog Devices Inc. HDL libraries and projects
Branches
Each release has its own branch and master always synced with the latest release. To find out more information about the latest release please check the release notes. Every branch, which has dev in its name, is a development branch and should handle it accordingly.