177 lines
6.0 KiB
Verilog
177 lines
6.0 KiB
Verilog
// ***************************************************************************
|
|
// ***************************************************************************
|
|
// Copyright 2014 - 2017 (c) Analog Devices, Inc. All rights reserved.
|
|
//
|
|
// In this HDL repository, there are many different and unique modules, consisting
|
|
// of various HDL (Verilog or VHDL) components. The individual modules are
|
|
// developed independently, and may be accompanied by separate and unique license
|
|
// terms.
|
|
//
|
|
// The user should read each of these license terms, and understand the
|
|
// freedoms and responsibilities that he or she has by using this source/core.
|
|
//
|
|
// This core is distributed in the hope that it will be useful, but WITHOUT ANY
|
|
// WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR
|
|
// A PARTICULAR PURPOSE.
|
|
//
|
|
// Redistribution and use of source or resulting binaries, with or without modification
|
|
// of this file, are permitted under one of the following two license terms:
|
|
//
|
|
// 1. The GNU General Public License version 2 as published by the
|
|
// Free Software Foundation, which can be found in the top level directory
|
|
// of this repository (LICENSE_GPL2), and also online at:
|
|
// <https://www.gnu.org/licenses/old-licenses/gpl-2.0.html>
|
|
//
|
|
// OR
|
|
//
|
|
// 2. An ADI specific BSD license, which can be found in the top level directory
|
|
// of this repository (LICENSE_ADIBSD), and also on-line at:
|
|
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD
|
|
// This will allow to generate bit files and not release the source code,
|
|
// as long as it attaches to an ADI device.
|
|
//
|
|
// ***************************************************************************
|
|
// ***************************************************************************
|
|
// PN monitors
|
|
|
|
`timescale 1ns/100ps
|
|
|
|
module axi_ad9467_pnmon (
|
|
|
|
// adc interface
|
|
|
|
input adc_clk,
|
|
input [15:0] adc_data,
|
|
|
|
// pn out of sync and error
|
|
|
|
output adc_pn_oos,
|
|
output adc_pn_err,
|
|
input [ 3:0] adc_pnseq_sel
|
|
);
|
|
|
|
// internal registers
|
|
|
|
reg adc_valid_in = 'd0;
|
|
reg [31:0] adc_pn_data_in = 'd0;
|
|
reg [31:0] adc_pn_data_pn = 'd0;
|
|
|
|
// internal signals
|
|
|
|
wire [31:0] adc_pn_data_pn_s;
|
|
|
|
// PN23 function
|
|
|
|
function [31:0] pn23;
|
|
input [31:0] din;
|
|
reg [31:0] dout;
|
|
begin
|
|
dout[31] = din[22] ^ din[17];
|
|
dout[30] = din[21] ^ din[16];
|
|
dout[29] = din[20] ^ din[15];
|
|
dout[28] = din[19] ^ din[14];
|
|
dout[27] = din[18] ^ din[13];
|
|
dout[26] = din[17] ^ din[12];
|
|
dout[25] = din[16] ^ din[11];
|
|
dout[24] = din[15] ^ din[10];
|
|
dout[23] = din[14] ^ din[ 9];
|
|
dout[22] = din[13] ^ din[ 8];
|
|
dout[21] = din[12] ^ din[ 7];
|
|
dout[20] = din[11] ^ din[ 6];
|
|
dout[19] = din[10] ^ din[ 5];
|
|
dout[18] = din[ 9] ^ din[ 4];
|
|
dout[17] = din[ 8] ^ din[ 3];
|
|
dout[16] = din[ 7] ^ din[ 2];
|
|
dout[15] = din[ 6] ^ din[ 1];
|
|
dout[14] = din[ 5] ^ din[ 0];
|
|
dout[13] = din[ 4] ^ din[22] ^ din[17];
|
|
dout[12] = din[ 3] ^ din[21] ^ din[16];
|
|
dout[11] = din[ 2] ^ din[20] ^ din[15];
|
|
dout[10] = din[ 1] ^ din[19] ^ din[14];
|
|
dout[ 9] = din[ 0] ^ din[18] ^ din[13];
|
|
dout[ 8] = din[22] ^ din[12];
|
|
dout[ 7] = din[21] ^ din[11];
|
|
dout[ 6] = din[20] ^ din[10];
|
|
dout[ 5] = din[19] ^ din[ 9];
|
|
dout[ 4] = din[18] ^ din[ 8];
|
|
dout[ 3] = din[17] ^ din[ 7];
|
|
dout[ 2] = din[16] ^ din[ 6];
|
|
dout[ 1] = din[15] ^ din[ 5];
|
|
dout[ 0] = din[14] ^ din[ 4];
|
|
pn23 = dout;
|
|
end
|
|
endfunction
|
|
|
|
// PN9 function
|
|
|
|
function [31:0] pn9;
|
|
input [31:0] din;
|
|
reg [31:0] dout;
|
|
begin
|
|
dout[31] = din[ 8] ^ din[ 4];
|
|
dout[30] = din[ 7] ^ din[ 3];
|
|
dout[29] = din[ 6] ^ din[ 2];
|
|
dout[28] = din[ 5] ^ din[ 1];
|
|
dout[27] = din[ 4] ^ din[ 0];
|
|
dout[26] = din[ 3] ^ din[ 8] ^ din[ 4];
|
|
dout[25] = din[ 2] ^ din[ 7] ^ din[ 3];
|
|
dout[24] = din[ 1] ^ din[ 6] ^ din[ 2];
|
|
dout[23] = din[ 0] ^ din[ 5] ^ din[ 1];
|
|
dout[22] = din[ 8] ^ din[ 0];
|
|
dout[21] = din[ 7] ^ din[ 8] ^ din[ 4];
|
|
dout[20] = din[ 6] ^ din[ 7] ^ din[ 3];
|
|
dout[19] = din[ 5] ^ din[ 6] ^ din[ 2];
|
|
dout[18] = din[ 4] ^ din[ 5] ^ din[ 1];
|
|
dout[17] = din[ 3] ^ din[ 4] ^ din[ 0];
|
|
dout[16] = din[ 2] ^ din[ 3] ^ din[ 8] ^ din[ 4];
|
|
dout[15] = din[ 1] ^ din[ 2] ^ din[ 7] ^ din[ 3];
|
|
dout[14] = din[ 0] ^ din[ 1] ^ din[ 6] ^ din[ 2];
|
|
dout[13] = din[ 8] ^ din[ 0] ^ din[ 4] ^ din[ 5] ^ din[ 1];
|
|
dout[12] = din[ 7] ^ din[ 8] ^ din[ 3] ^ din[ 0];
|
|
dout[11] = din[ 6] ^ din[ 7] ^ din[ 2] ^ din[ 8] ^ din[ 4];
|
|
dout[10] = din[ 5] ^ din[ 6] ^ din[ 1] ^ din[ 7] ^ din[ 3];
|
|
dout[ 9] = din[ 4] ^ din[ 5] ^ din[ 0] ^ din[ 6] ^ din[ 2];
|
|
dout[ 8] = din[ 3] ^ din[ 8] ^ din[ 5] ^ din[ 1];
|
|
dout[ 7] = din[ 2] ^ din[ 4] ^ din[ 7] ^ din[ 0];
|
|
dout[ 6] = din[ 1] ^ din[ 3] ^ din[ 6] ^ din[ 8] ^ din[ 4];
|
|
dout[ 5] = din[ 0] ^ din[ 2] ^ din[ 5] ^ din[ 7] ^ din[ 3];
|
|
dout[ 4] = din[ 8] ^ din[ 1] ^ din[ 6] ^ din[ 2];
|
|
dout[ 3] = din[ 7] ^ din[ 0] ^ din[ 5] ^ din[ 1];
|
|
dout[ 2] = din[ 6] ^ din[ 8] ^ din[ 0];
|
|
dout[ 1] = din[5] ^ din[7] ^ din[8] ^ din[4];
|
|
dout[ 0] = din[4] ^ din[6] ^ din[7] ^ din[3];
|
|
pn9 = dout;
|
|
end
|
|
endfunction
|
|
|
|
// pn sequence select
|
|
|
|
assign adc_pn_data_pn_s = (adc_pn_oos == 1'b1) ? adc_pn_data_in : adc_pn_data_pn;
|
|
|
|
always @(posedge adc_clk) begin
|
|
adc_valid_in <= ~adc_valid_in;
|
|
adc_pn_data_in <= {adc_pn_data_in[15:0], ~adc_data[15], adc_data[14:0]};
|
|
if (adc_valid_in == 1'b1) begin
|
|
if (adc_pnseq_sel == 4'd0) begin
|
|
adc_pn_data_pn <= pn9(adc_pn_data_pn_s);
|
|
end else begin
|
|
adc_pn_data_pn <= pn23(adc_pn_data_pn_s);
|
|
end
|
|
end
|
|
end
|
|
|
|
// pn oos & pn err
|
|
|
|
ad_pnmon #(
|
|
.DATA_WIDTH(32)
|
|
) i_pnmon (
|
|
.adc_clk (adc_clk),
|
|
.adc_valid_in (adc_valid_in),
|
|
.adc_data_in (adc_pn_data_in),
|
|
.adc_data_pn (adc_pn_data_pn),
|
|
.adc_pattern_has_zero (1'b0),
|
|
.adc_pn_oos (adc_pn_oos),
|
|
.adc_pn_err (adc_pn_err));
|
|
|
|
endmodule
|