zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
4,411 Commits
1 Branch
0 Tags
23 MiB
Verilog 61.7%
Tcl 31.2%
Makefile 3.5%
VHDL 1.9%
SystemVerilog 1%
Other 0.6%
 
 
 
 
 
 
Go to file
Istvan Csomortani 2c726ce45a README: A generic README update 2018-03-07 12:28:40 +00:00
library axi_logic_analyzer: Fix push-pull/open-drain selection 2018-03-07 10:19:51 +02:00
projects Make: Use $(MAKE) for recursive make commands 2018-03-07 07:40:19 +00:00
.gitattributes Update .gitattributes 2016-02-12 14:27:35 +02:00
.gitignore Update .gitignore 2016-12-19 15:37:05 +00:00
LICENSE license: GPL must be GPL v2 2017-05-31 18:18:45 +03:00
LICENSE_ADIBSD license: Add top level license files 2017-05-29 09:57:39 +03:00
LICENSE_GPL2 license: Add top level license files 2017-05-29 09:57:39 +03:00
LICENSE_LGPL license: Add top level license files 2017-05-29 09:57:39 +03:00
Makefile Make: Use $(MAKE) for recursive make commands 2018-03-07 07:40:19 +00:00
README.md README: A generic README update 2018-03-07 12:28:40 +00:00

README.md

HDL Reference Designs

Analog Devices Inc. HDL libraries and projects.

Getting started

These projects currently supporting several different FPGA development boards and FMC boards. First make sure that the current state of the repository support's your hardware.

Prerequisites

or

Please make sure that you have the required tool version.

How to build a project

For building a projects, you have to use the GNU Make tool. If you're a Windows user please checkout this page, to see how you can install this tool.

To build a project, checkout the latest release, after that just cd to the project that you want to build and run make:

 [~]cd projects/fmcomms2/zc706
 [~]make

A more comprehensive build guide can be found under the following link: https://wiki.analog.com/resources/fpga/docs/build

Development workflow

The main branch is the master branch, which get's the latest features and updates first.

Releases are done two times a year. Each release has a unique branch. After the release branch is created it will not get any additional new features. Until the release branch is not fully tested, it stay's in a pre-released state.

Each feature has a topic or feature branch, which will be merged into master, as soon as the feature is stable.

If you want to use the most stable code base, always use the latest release branch.

If you want to use the greatest and latest, check out the master branch.

License

In this HDL repository, there are many different and unique modules, consisting of various HDL (Verilog or VHDL) components. The individual modules are developed independently, and may be accompanied by separate and unique license terms.

The user should read each of these license terms, and understand the freedoms and responsibilities that he or she has by using this source/core.

See LICENSE for more details. The separate license files cab be found here:

Comprehensive user guide

See HDL User Guide for a more detailed guide.

Support

Feel free to ask any question at EngineerZone.