c16ebb3cef
The HBM interfacing core requires a 450MHz clock, make it part of the base design. The clock can't be obtained from the DDR controller so a clock wizard is used instead. |
||
---|---|---|
.. | ||
vcu128_system_bd.tcl | ||
vcu128_system_constr.xdc |