960883c789
The dac_xfer_req should indicate one single thing, that the FIFO is in read phase. Should not be affected by any signals, which indicates data validity on any interface. (e.g. dac_valid) This signal is not used by the device core, its main purpose is to indicate the state of the interface for a posible intermediat processing module. |
||
|---|---|---|
| .. | ||
| avl_dacfifo.v | ||
| avl_dacfifo_byteenable_coder.v | ||
| avl_dacfifo_byteenable_decoder.v | ||
| avl_dacfifo_constr.sdc | ||
| avl_dacfifo_hw.tcl | ||
| avl_dacfifo_rd.v | ||
| avl_dacfifo_wr.v | ||
| util_dacfifo_bypass.v | ||