| .. |
|
altera
|
altera- obsolete cores
|
2015-07-21 11:04:26 -04:00 |
|
ad_addsub.v
|
ad9361_tdd: Some naming and hierarchical changes
|
2015-06-04 18:09:49 +03:00 |
|
ad_axi_ip_constr.sdc
|
axi-ip: constraints - altera
|
2015-07-22 12:46:06 -04:00 |
|
ad_axi_ip_constr.xdc
|
library: make preset registered for timing paths
|
2015-06-10 13:41:41 -04:00 |
|
ad_axis_dma_rx.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_axis_dma_tx.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_axis_inf_rx.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_csc_1.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_csc_1_add.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_csc_1_mul.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_csc_CrYCb2RGB.v
|
imageon_zc706: Updates and fixes
|
2015-03-27 18:57:32 +02:00 |
|
ad_csc_RGB2CrYCb.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_datafmt.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_dcfilter.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_dds.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_dds_1.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_dds_sine.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_gt_channel.v
|
axi_jesd_gt- per lane split-up
|
2015-08-13 13:03:51 -04:00 |
|
ad_gt_channel_1.v
|
axi_jesd_gt- per lane group
|
2015-08-13 13:03:51 -04:00 |
|
ad_gt_common.v
|
axi_jesd_gt- per lane split-up
|
2015-08-13 13:03:51 -04:00 |
|
ad_gt_common_1.v
|
axi_jesd_gt- per lane group
|
2015-08-13 13:03:51 -04:00 |
|
ad_gt_es.v
|
axi_jesd_gt- separate es-axi
|
2015-08-13 13:03:51 -04:00 |
|
ad_gt_es_axi.v
|
axi_jesd_gt- per lane split-up
|
2015-08-13 13:03:51 -04:00 |
|
ad_iobuf.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_iqcor.v
|
iqcor- move i/q sel inside the module
|
2015-07-23 15:55:45 -04:00 |
|
ad_jesd_align.v
|
jesd-align-- xilinx/altera merge
|
2015-07-21 10:57:00 -04:00 |
|
ad_lvds_clk.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_lvds_in.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_lvds_out.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_mem.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_mem_asym.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_mmcm_drp.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_mul.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_mul_u16.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_pnmon.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_rst.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_serdes_clk.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_serdes_in.v
|
axi_ad9434 : Update the IO delay interface
|
2015-05-22 19:47:09 +03:00 |
|
ad_serdes_out.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_ss_422to444.v
|
common: Add color space sampling and color space conversion modules
|
2015-01-08 12:24:46 +02:00 |
|
ad_ss_444to422.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
ad_tdd_control.v
|
ad_tdd_control: Connect the reset to all the flops
|
2015-06-11 12:07:47 +03:00 |
|
ad_tdd_sync.v
|
fmcomms2/TDD: Update synchronization interface
|
2015-08-06 15:14:36 +03:00 |
|
axi_ctrlif.vhd
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
axi_streaming_dma_rx_fifo.vhd
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
axi_streaming_dma_tx_fifo.vhd
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
dma_fifo.vhd
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
pl330_dma_fifo.vhd
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
sync_bits.v
|
library: Use common prefix for CDC signal names
|
2015-04-15 17:20:22 +02:00 |
|
sync_gray.v
|
library: Use common prefix for CDC signal names
|
2015-04-15 17:20:22 +02:00 |
|
up_adc_channel.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
up_adc_common.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
up_axi.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
up_axis_dma_rx.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
up_axis_dma_tx.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
up_clkgen.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
up_clock_mon.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
up_dac_channel.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
up_dac_common.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
up_delay_cntrl.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
up_drp_cntrl.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
up_gt.v
|
axi_jesd_gt- remove per lane control/status to channel
|
2015-08-13 13:03:51 -04:00 |
|
up_gt_channel.v
|
axi_jesd_gt- per lane split-up
|
2015-08-13 13:03:51 -04:00 |
|
up_hdmi_rx.v
|
axi_hdmi_rx: Drop TPG enable from register map
|
2015-06-30 18:02:43 +02:00 |
|
up_hdmi_tx.v
|
axi_hdmi_tx: Add control to bypass chroma sub-sampler
|
2015-06-30 21:16:09 +02:00 |
|
up_pmod.v
|
cftl_cip: Add util_pmod_fmeter IP to library
|
2015-02-23 17:20:12 +02:00 |
|
up_tdd_cntrl.v
|
TDD_regmap: Fix CDC for control signals
|
2015-08-06 15:16:39 +03:00 |
|
up_xcvr.v
|
axi_jesd_xcvr: individual reset control
|
2015-07-13 10:04:34 -04:00 |
|
up_xfer_cntrl.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
|
up_xfer_status.v
|
Add .gitattributes file
|
2015-06-26 11:07:10 +02:00 |
e4f94664a6