| .. |
|
axi_ad6676
|
ad6676: added
|
2014-11-10 13:36:07 -05:00 |
|
axi_ad7175
|
ad7175: Fix dma issues
|
2014-10-28 16:00:06 +02:00 |
|
axi_ad9122
|
axi_ad9122: Added constraint file
|
2014-10-31 17:56:56 +02:00 |
|
axi_ad9144
|
axi_ad9144: added constraints
|
2014-10-17 13:57:09 -04:00 |
|
axi_ad9152
|
ip: constraint changes
|
2014-10-15 14:50:58 -04:00 |
|
axi_ad9234
|
ad9234: full 16bit samples
|
2014-11-05 11:59:08 -05:00 |
|
axi_ad9250
|
up/constr: independent read/write and local constraints
|
2014-10-02 14:35:59 -04:00 |
|
axi_ad9265
|
axi_ad9265: Updated project with new up independent read/write
|
2014-10-03 12:32:08 +03:00 |
|
axi_ad9361
|
axi_ad9361: Updated core with the new up_adc_common register set
|
2014-10-27 19:26:40 +02:00 |
|
axi_ad9434
|
ad9434_fmc: Fix PN monitor and device interrupt
|
2014-10-23 11:29:14 +03:00 |
|
axi_ad9467
|
axi_ad9467: Independent read/write update
|
2014-10-08 11:23:44 +03:00 |
|
axi_ad9625
|
axi_ad9625: added constraints
|
2014-10-17 13:57:30 -04:00 |
|
axi_ad9643
|
axi_ad9643: Added constraint file
|
2014-10-31 17:57:47 +02:00 |
|
axi_ad9652
|
up/constr: independent read/write and local constraints
|
2014-10-02 14:35:59 -04:00 |
|
axi_ad9671
|
axi_ad9671: added synchronization interface to altera core
|
2014-10-29 18:20:26 +02:00 |
|
axi_ad9680
|
ip: constraint changes
|
2014-10-15 14:50:58 -04:00 |
|
axi_clkgen
|
up/constr: independent read/write and local constraints
|
2014-10-02 14:35:59 -04:00 |
|
axi_dmac
|
axi_dmac: Add xfer_req signal to the streamin AXI source interface
|
2014-10-29 18:15:54 +01:00 |
|
axi_fifo
|
axi_dmac/axi_fifo: Add missing file
|
2014-09-15 21:04:57 +02:00 |
|
axi_fifo2f
|
axi_fifo2f: common interface with fifo2s
|
2014-11-12 15:15:32 -05:00 |
|
axi_fifo2s
|
fifo2s: removed m interface
|
2014-11-13 15:00:03 -05:00 |
|
axi_hdmi_tx
|
ip: constraint changes
|
2014-10-15 14:50:58 -04:00 |
|
axi_i2s_adi
|
axi_i2s: Add missing signals to the regmap read process sensitivity list
|
2014-10-10 16:25:56 +03:00 |
|
axi_jesd_gt
|
axi_jesd_gt: Fix lane number parameters
|
2014-11-12 17:43:32 +02:00 |
|
axi_mc_controller
|
Remove BASEADDR/HIGHADDR parameters
|
2014-09-11 12:26:37 +02:00 |
|
axi_mc_current_monitor
|
Remove BASEADDR/HIGHADDR parameters
|
2014-09-11 12:26:37 +02:00 |
|
axi_mc_speed
|
Remove BASEADDR/HIGHADDR parameters
|
2014-09-11 12:26:37 +02:00 |
|
axi_spdif_tx
|
axi_spdif: Add missing signals to the regmap read sensitifity list
|
2014-10-10 16:26:09 +03:00 |
|
common
|
Revert "ad_interrupts: Initial check in."
|
2014-11-06 12:16:52 +02:00 |
|
controllerperipheralhdladi_pcore
|
motor_control: Updated the FOC IP
|
2014-09-08 15:52:18 +03:00 |
|
ip_pid_controller
|
Remove executable flags from non-exectuable files
|
2014-09-09 15:05:06 +02:00 |
|
prcfg
|
prcfg_qpsk: Add Simulink model
|
2014-11-12 15:44:38 +02:00 |
|
scripts
|
scripts/adi_ip: Add helper function to create bus clock and reset interface
|
2014-10-10 16:11:31 +03:00 |
|
util_adc_pack
|
util_adc_pack: removed latches
|
2014-10-17 15:40:16 +03:00 |
|
util_dac_unpack
|
util_dac_unpack: Fix unpack order with 1 channel
|
2014-10-10 16:26:14 +03:00 |
|
util_i2c_mixer
|
pointers to directories
|
2014-02-28 16:58:30 -05:00 |
|
util_rfifo
|
fifo- monitor status signals
|
2014-06-25 12:15:13 -04:00 |
|
util_sync_reset
|
util_sync_reset: Fix polarity of the sync_resetn signal
|
2014-03-25 13:03:12 +01:00 |
|
util_wfifo
|
wfifo: read only if ready is asserted
|
2014-10-31 13:05:17 -04:00 |
41ffc66c26