Adrian Costina 61f9f72a75 fmcjesdadc1: Updated VC707 project for maximum throughput from DMA to DDR ... - Increased the DMAs internal FIFO		2016-02-09 12:30:56 +02:00
..
a5gt	Makefiles: Removed " from path	2015-11-27 14:02:46 +02:00
a5soc	Makefiles: Removed " from path	2015-11-27 14:02:46 +02:00
common	fmcjesdadc1: Updated common altera design	2015-11-24 15:38:58 +02:00
kc705	fmcjesdadc1: Updated KC705 project for maximum throughput from DMA to DDR	2016-02-09 12:00:27 +02:00
vc707	fmcjesdadc1: Updated VC707 project for maximum throughput from DMA to DDR	2016-02-09 12:30:56 +02:00
zc706	fmcjesdadc1: Added clock constraint for the ADC path	2016-01-22 15:46:20 +02:00
Makefile	Makefiles: Update makefiles to include the nerw axi_gpreg / util_mfifo libraries	2015-11-10 09:32:50 +02:00