167 lines
5.8 KiB
Verilog
167 lines
5.8 KiB
Verilog
// ***************************************************************************
|
|
// ***************************************************************************
|
|
// Copyright 2013(c) Analog Devices, Inc.
|
|
//
|
|
// All rights reserved.
|
|
//
|
|
// Redistribution and use in source and binary forms, with or without modification,
|
|
// are permitted provided that the following conditions are met:
|
|
// - Redistributions of source code must retain the above copyright
|
|
// notice, this list of conditions and the following disclaimer.
|
|
// - Redistributions in binary form must reproduce the above copyright
|
|
// notice, this list of conditions and the following disclaimer in
|
|
// the documentation and/or other materials provided with the
|
|
// distribution.
|
|
// - Neither the name of Analog Devices, Inc. nor the names of its
|
|
// contributors may be used to endorse or promote products derived
|
|
// from this software without specific prior written permission.
|
|
// - The use of this software may or may not infringe the patent rights
|
|
// of one or more patent holders. This license does not release you
|
|
// from the requirement that you obtain separate licenses from these
|
|
// patent holders to use this software.
|
|
// - Use of the software either in source or binary form, must be run
|
|
// on or directly connected to an Analog Devices Inc. component.
|
|
//
|
|
// THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
|
|
// INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A
|
|
// PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
//
|
|
// IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
|
|
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, INTELLECTUAL PROPERTY
|
|
// RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
|
|
// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
|
|
// STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF
|
|
// THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
// ***************************************************************************
|
|
// ***************************************************************************
|
|
// ***************************************************************************
|
|
// ***************************************************************************
|
|
|
|
`timescale 1ns/1ns
|
|
|
|
//------------------------------------------------------------------------------
|
|
//----------- Module Declaration -----------------------------------------------
|
|
//------------------------------------------------------------------------------
|
|
module axi_ad9467_channel(
|
|
|
|
// adc interface
|
|
adc_clk,
|
|
adc_rst,
|
|
adc_data,
|
|
adc_or,
|
|
|
|
// channel interface
|
|
adc_dfmt_data,
|
|
adc_enable,
|
|
up_adc_pn_err,
|
|
up_adc_pn_oos,
|
|
up_adc_or,
|
|
|
|
// processor interface
|
|
up_rstn,
|
|
up_clk,
|
|
up_sel,
|
|
up_wr,
|
|
up_addr,
|
|
up_wdata,
|
|
up_rdata,
|
|
up_ack);
|
|
|
|
// core parameter
|
|
parameter CHID = 0;
|
|
|
|
// adc interface
|
|
input adc_clk;
|
|
input adc_rst;
|
|
input [15:0] adc_data;
|
|
input adc_or;
|
|
|
|
// channel interface
|
|
output [15:0] adc_dfmt_data;
|
|
output adc_enable;
|
|
output up_adc_pn_err;
|
|
output up_adc_pn_oos;
|
|
output up_adc_or;
|
|
|
|
// processor interface
|
|
input up_rstn;
|
|
input up_clk;
|
|
input up_sel;
|
|
input up_wr;
|
|
input [13:0] up_addr;
|
|
input [31:0] up_wdata;
|
|
output [31:0] up_rdata;
|
|
output up_ack;
|
|
|
|
wire adc_pn_err_s;
|
|
wire adc_pn_oos_s;
|
|
wire adc_pn_type_s;
|
|
wire adc_dfmt_enable_s;
|
|
wire adc_dfmt_type_s;
|
|
wire adc_dfmt_se_s;
|
|
|
|
// PN sequence monitor
|
|
axi_ad9467_pnmon i_axi_ad9467_pnmon (
|
|
.adc_clk (adc_clk),
|
|
.adc_data (adc_data),
|
|
.adc_pn_oos (adc_pn_oos_s),
|
|
.adc_pn_err (adc_pn_err_s),
|
|
.up_pn_type (adc_pn_type_s));
|
|
|
|
ad_datafmt #(.DATA_WIDTH(16)) i_datafmt (
|
|
.clk(adc_clk),
|
|
.valid(1'b1),
|
|
.data(adc_data),
|
|
.valid_out(),
|
|
.data_out(adc_dfmt_data),
|
|
.dfmt_enable(adc_dfmt_enable_s),
|
|
.dfmt_type(adc_dfmt_type_s),
|
|
.dfmt_se(adc_dfmt_se_s));
|
|
|
|
// adc channel control
|
|
up_adc_channel #(.PCORE_ADC_CHID(0)) i_up_adc_channel (
|
|
.adc_clk (adc_clk),
|
|
.adc_rst (adc_rst),
|
|
.adc_enable (adc_enable),
|
|
.adc_pn_sel (),
|
|
.adc_iqcor_enb (),
|
|
.adc_dcfilt_enb (),
|
|
.adc_dfmt_se (adc_dfmt_se_s),
|
|
.adc_dfmt_type (adc_dfmt_type_s),
|
|
.adc_dfmt_enable (adc_dfmt_enable_s),
|
|
.adc_pn_type (adc_pn_type_s),
|
|
.adc_dcfilt_offset (),
|
|
.adc_dcfilt_coeff (),
|
|
.adc_iqcor_coeff_1 (),
|
|
.adc_iqcor_coeff_2 (),
|
|
.adc_pn_err (adc_pn_err_s),
|
|
.adc_pn_oos (adc_pn_oos_s),
|
|
.adc_or (adc_or),
|
|
.up_adc_pn_err (up_adc_pn_err),
|
|
.up_adc_pn_oos (up_adc_pn_oos),
|
|
.up_adc_or (up_adc_or),
|
|
.up_usr_datatype_be (),
|
|
.up_usr_datatype_signed (),
|
|
.up_usr_datatype_shift (),
|
|
.up_usr_datatype_total_bits (),
|
|
.up_usr_datatype_bits (),
|
|
.up_usr_decimation_m (),
|
|
.up_usr_decimation_n (),
|
|
.adc_usr_datatype_be (1'b0),
|
|
.adc_usr_datatype_signed (1'b1),
|
|
.adc_usr_datatype_shift (8'd0),
|
|
.adc_usr_datatype_total_bits (8'd16),
|
|
.adc_usr_datatype_bits (8'd16),
|
|
.adc_usr_decimation_m (16'd1),
|
|
.adc_usr_decimation_n (16'd1),
|
|
.up_rstn (up_rstn),
|
|
.up_clk (up_clk),
|
|
.up_sel (up_sel),
|
|
.up_wr (up_wr),
|
|
.up_addr (up_addr),
|
|
.up_wdata (up_wdata),
|
|
.up_rdata (up_rdata),
|
|
.up_ack (up_ack));
|
|
|
|
endmodule
|