38 lines
1.4 KiB
Tcl
38 lines
1.4 KiB
Tcl
|
|
set dac_fifo_name axi_adrv9009_dacfifo
|
|
set dac_fifo_address_width 17
|
|
set dac_data_width 128
|
|
set dac_dma_data_width 128
|
|
|
|
source $ad_hdl_dir/projects/common/zcu102/zcu102_system_bd.tcl
|
|
source $ad_hdl_dir/projects/common/xilinx/dacfifo_bd.tcl
|
|
|
|
ad_ip_parameter sys_ps8 CONFIG.PSU__FPGA_PL2_ENABLE 1
|
|
ad_ip_parameter sys_ps8 CONFIG.PSU__CRL_APB__PL2_REF_CTRL__SRCSEL {IOPLL}
|
|
ad_ip_parameter sys_ps8 CONFIG.PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ 300
|
|
|
|
ad_mem_hp0_interconnect sys_cpu_clk sys_ps8/S_AXI_HP0
|
|
|
|
source ../common/adrv9009_bd.tcl
|
|
|
|
ad_ip_parameter axi_adrv9009_tx_dma CONFIG.DMA_DATA_WIDTH_SRC 128
|
|
ad_ip_parameter axi_adrv9009_rx_dma CONFIG.DMA_DATA_WIDTH_DEST 128
|
|
ad_ip_parameter axi_adrv9009_rx_os_dma CONFIG.DMA_DATA_WIDTH_DEST 128
|
|
ad_ip_parameter axi_adrv9009_rx_dma CONFIG.FIFO_SIZE {16}
|
|
ad_ip_parameter axi_adrv9009_rx_os_dma CONFIG.FIFO_SIZE {16}
|
|
|
|
ad_connect sys_dma_clk sys_ps8/pl_clk2
|
|
ad_connect sys_dma_rstgen/ext_reset_in sys_rstgen/peripheral_reset
|
|
|
|
ad_ip_parameter axi_adrv9009_tx_xcvr CONFIG.XCVR_TYPE 2
|
|
ad_ip_parameter axi_adrv9009_rx_xcvr CONFIG.XCVR_TYPE 2
|
|
ad_ip_parameter axi_adrv9009_rx_os_xcvr CONFIG.XCVR_TYPE 2
|
|
|
|
ad_ip_parameter util_adrv9009_xcvr CONFIG.XCVR_TYPE 2
|
|
ad_ip_parameter util_adrv9009_xcvr CONFIG.QPLL_FBDIV 80
|
|
ad_ip_parameter util_adrv9009_xcvr CONFIG.QPLL_REFCLK_DIV 1
|
|
|
|
ad_ip_parameter axi_adrv9009_rx_clkgen CONFIG.DEVICE_TYPE 2
|
|
ad_ip_parameter axi_adrv9009_tx_clkgen CONFIG.DEVICE_TYPE 2
|
|
|