540 lines
16 KiB
Verilog
540 lines
16 KiB
Verilog
// ***************************************************************************
|
|
// ***************************************************************************
|
|
// Copyright (C) 2023 Analog Devices, Inc. All rights reserved.
|
|
//
|
|
// In this HDL repository, there are many different and unique modules, consisting
|
|
// of various HDL (Verilog or VHDL) components. The individual modules are
|
|
// developed independently, and may be accompanied by separate and unique license
|
|
// terms.
|
|
//
|
|
// The user should read each of these license terms, and understand the
|
|
// freedoms and responsibilities that he or she has by using this source/core.
|
|
//
|
|
// This core is distributed in the hope that it will be useful, but WITHOUT ANY
|
|
// WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR
|
|
// A PARTICULAR PURPOSE.
|
|
//
|
|
// Redistribution and use of source or resulting binaries, with or without modification
|
|
// of this file, are permitted under one of the following two license terms:
|
|
//
|
|
// 1. The GNU General Public License version 2 as published by the
|
|
// Free Software Foundation, which can be found in the top level directory
|
|
// of this repository (LICENSE_GPL2), and also online at:
|
|
// <https://www.gnu.org/licenses/old-licenses/gpl-2.0.html>
|
|
//
|
|
// OR
|
|
//
|
|
// 2. An ADI specific BSD license, which can be found in the top level directory
|
|
// of this repository (LICENSE_ADIBSD), and also on-line at:
|
|
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD
|
|
// This will allow to generate bit files and not release the source code,
|
|
// as long as it attaches to an ADI device.
|
|
//
|
|
// ***************************************************************************
|
|
// ***************************************************************************
|
|
|
|
`timescale 1ns/100ps
|
|
|
|
module axi_ad4858 #(
|
|
|
|
parameter FPGA_TECHNOLOGY = 0,
|
|
parameter DELAY_REFCLK_FREQ = 200,
|
|
parameter IODELAY_ENABLE = 1,
|
|
parameter ID = 0,
|
|
parameter LVDS_CMOS_N = 1,
|
|
parameter LANE_0_ENABLE = "1",
|
|
parameter LANE_1_ENABLE = "1",
|
|
parameter LANE_2_ENABLE = "1",
|
|
parameter LANE_3_ENABLE = "1",
|
|
parameter LANE_4_ENABLE = "1",
|
|
parameter LANE_5_ENABLE = "1",
|
|
parameter LANE_6_ENABLE = "1",
|
|
parameter LANE_7_ENABLE = "1",
|
|
parameter ECHO_CLK_EN = 1,
|
|
parameter EXTERNAL_CLK = 1
|
|
) (
|
|
|
|
// clocks
|
|
|
|
input delay_clk,
|
|
input external_clk,
|
|
input external_fast_clk,
|
|
|
|
// physical data interface
|
|
|
|
input cnvs,
|
|
input busy,
|
|
output lvds_cmos_n,
|
|
|
|
// cmos if signals
|
|
|
|
output scki,
|
|
input scko,
|
|
input lane_0,
|
|
input lane_1,
|
|
input lane_2,
|
|
input lane_3,
|
|
input lane_4,
|
|
input lane_5,
|
|
input lane_6,
|
|
input lane_7,
|
|
|
|
// lvds if signals
|
|
|
|
output scki_p,
|
|
output scki_n,
|
|
input scko_p,
|
|
input scko_n,
|
|
input sdo_p,
|
|
input sdo_n,
|
|
|
|
// AXI Slave Memory Map
|
|
|
|
input s_axi_aclk,
|
|
input s_axi_aresetn,
|
|
input s_axi_awvalid,
|
|
input [15:0] s_axi_awaddr,
|
|
input [ 2:0] s_axi_awprot,
|
|
output s_axi_awready,
|
|
input s_axi_wvalid,
|
|
input [31:0] s_axi_wdata,
|
|
input [ 3:0] s_axi_wstrb,
|
|
output s_axi_wready,
|
|
output s_axi_bvalid,
|
|
output [ 1:0] s_axi_bresp,
|
|
input s_axi_bready,
|
|
input s_axi_arvalid,
|
|
input [15:0] s_axi_araddr,
|
|
input [ 2:0] s_axi_arprot,
|
|
output s_axi_arready,
|
|
output s_axi_rvalid,
|
|
output [ 1:0] s_axi_rresp,
|
|
output [31:0] s_axi_rdata,
|
|
input s_axi_rready,
|
|
|
|
// Write FIFO interface
|
|
|
|
input adc_dovf,
|
|
output adc_valid,
|
|
output adc_enable_0,
|
|
output adc_enable_1,
|
|
output adc_enable_2,
|
|
output adc_enable_3,
|
|
output adc_enable_4,
|
|
output adc_enable_5,
|
|
output adc_enable_6,
|
|
output adc_enable_7,
|
|
output [31:0] adc_data_0,
|
|
output [31:0] adc_data_1,
|
|
output [31:0] adc_data_2,
|
|
output [31:0] adc_data_3,
|
|
output [31:0] adc_data_4,
|
|
output [31:0] adc_data_5,
|
|
output [31:0] adc_data_6,
|
|
output [31:0] adc_data_7
|
|
);
|
|
|
|
// localparam
|
|
|
|
localparam [ 0:0] READ_RAW = 1'b1;
|
|
localparam CONFIG = {18'd0, READ_RAW, 5'd0, ~LVDS_CMOS_N[0], 7'd0};
|
|
localparam [ 7:0] ACTIVE_LANES = {
|
|
LANE_7_ENABLE == 1 ? 1'b1 : 1'b0,
|
|
LANE_6_ENABLE == 1 ? 1'b1 : 1'b0,
|
|
LANE_5_ENABLE == 1 ? 1'b1 : 1'b0,
|
|
LANE_4_ENABLE == 1 ? 1'b1 : 1'b0,
|
|
LANE_3_ENABLE == 1 ? 1'b1 : 1'b0,
|
|
LANE_2_ENABLE == 1 ? 1'b1 : 1'b0,
|
|
LANE_1_ENABLE == 1 ? 1'b1 : 1'b0,
|
|
LANE_0_ENABLE == 1 ? 1'b1 : 1'b0};
|
|
|
|
// internal registers
|
|
|
|
reg up_wack = 1'b0;
|
|
reg up_rack = 1'b0;
|
|
reg [31:0] up_rdata = 32'b0;
|
|
reg up_status_or = 1'b0;
|
|
reg [ 7:0] adc_reset;
|
|
reg adc_if_reset;
|
|
|
|
// internal signals
|
|
|
|
wire adc_rst_s;
|
|
wire adc_clk_s;
|
|
|
|
wire scko_s;
|
|
wire scko_s_p;
|
|
wire scko_s_n;
|
|
|
|
wire up_clk;
|
|
wire up_rstn;
|
|
wire up_rreq_s;
|
|
wire [13:0] up_raddr_s;
|
|
wire up_wreq_s;
|
|
wire [13:0] up_waddr_s;
|
|
wire [31:0] up_wdata_s;
|
|
wire [31:0] up_rdata_s[0:9];
|
|
wire [ 9:0] up_rack_s;
|
|
wire [ 9:0] up_wack_s;
|
|
|
|
wire [255:0] adc_data_if_s;
|
|
wire [ 7:0] adc_enable_s;
|
|
wire [31:0] adc_data_s[7:0];
|
|
wire adc_valid_if;
|
|
wire [ 7:0] adc_valid_s;
|
|
wire crc_error;
|
|
wire [ 7:0] adc_or;
|
|
wire [ 7:0] up_adc_or_s;
|
|
|
|
wire [ 7:0] up_adc_pn_err;
|
|
wire [ 7:0] up_adc_pn_oos;
|
|
|
|
wire [ 7:0] adc_custom_control;
|
|
wire [ 1:0] packet_format;
|
|
wire oversampling_en;
|
|
wire adc_crc_enable_s;
|
|
|
|
wire delay_rst;
|
|
wire delay_locked;
|
|
|
|
// defaults
|
|
|
|
assign up_clk = s_axi_aclk;
|
|
assign up_rstn = s_axi_aresetn;
|
|
|
|
assign lvds_cmos_n = LVDS_CMOS_N[0];
|
|
|
|
assign adc_enable_0 = adc_enable_s[0];
|
|
assign adc_enable_1 = adc_enable_s[1];
|
|
assign adc_enable_2 = adc_enable_s[2];
|
|
assign adc_enable_3 = adc_enable_s[3];
|
|
assign adc_enable_4 = adc_enable_s[4];
|
|
assign adc_enable_5 = adc_enable_s[5];
|
|
assign adc_enable_6 = adc_enable_s[6];
|
|
assign adc_enable_7 = adc_enable_s[7];
|
|
|
|
assign adc_valid = adc_valid_s[0];
|
|
|
|
assign adc_data_0 = adc_data_s[0];
|
|
assign adc_data_1 = adc_data_s[1];
|
|
assign adc_data_2 = adc_data_s[2];
|
|
assign adc_data_3 = adc_data_s[3];
|
|
assign adc_data_4 = adc_data_s[4];
|
|
assign adc_data_5 = adc_data_s[5];
|
|
assign adc_data_6 = adc_data_s[6];
|
|
assign adc_data_7 = adc_data_s[7];
|
|
|
|
assign packet_format = adc_custom_control[1:0];
|
|
assign oversampling_en = adc_custom_control[2];
|
|
|
|
// processor read interface
|
|
|
|
always @(negedge up_rstn or posedge up_clk) begin
|
|
if (up_rstn == 0) begin
|
|
up_status_or <= 'd0;
|
|
up_wack <= 'd0;
|
|
up_rack <= 'd0;
|
|
up_rdata <= 'd0;
|
|
end else begin
|
|
up_status_or <= | up_adc_or_s;
|
|
up_wack <= |up_wack_s;
|
|
up_rack <= |up_rack_s;
|
|
up_rdata <= up_rdata_s[0] |
|
|
up_rdata_s[1] |
|
|
up_rdata_s[2] |
|
|
up_rdata_s[3] |
|
|
up_rdata_s[4] |
|
|
up_rdata_s[5] |
|
|
up_rdata_s[6] |
|
|
up_rdata_s[7] |
|
|
up_rdata_s[8] |
|
|
up_rdata_s[9];
|
|
end
|
|
end
|
|
|
|
genvar i;
|
|
generate
|
|
if (EXTERNAL_CLK == 1'b1) begin
|
|
assign adc_clk_s = external_clk;
|
|
end else begin
|
|
assign adc_clk_s = up_clk;
|
|
end
|
|
|
|
always @(posedge adc_clk_s) begin
|
|
adc_if_reset <= adc_rst_s;
|
|
end
|
|
|
|
if (LVDS_CMOS_N == 1) begin // LVDS
|
|
|
|
wire up_dld;
|
|
wire [ 4:0] up_dwdata;
|
|
wire [ 4:0] up_drdata;
|
|
|
|
assign scki = 1'b0;
|
|
if (ECHO_CLK_EN == 1'b1) begin
|
|
assign scko_s_p = scko_p;
|
|
assign scko_s_n = scko_n;
|
|
end else begin
|
|
assign scko_s_p = scki_p;
|
|
assign scko_s_n = scki_n;
|
|
end
|
|
|
|
axi_ad4858_lvds #(
|
|
.FPGA_TECHNOLOGY (FPGA_TECHNOLOGY),
|
|
.DELAY_REFCLK_FREQ(DELAY_REFCLK_FREQ),
|
|
.IODELAY_ENABLE (IODELAY_ENABLE)
|
|
) i_ad4858_lvds_interface (
|
|
.rst (adc_if_reset),
|
|
.clk (adc_clk_s),
|
|
.fast_clk (external_fast_clk),
|
|
.adc_enable (adc_enable_s),
|
|
.adc_crc_enable (adc_crc_enable_s),
|
|
.packet_format_in (packet_format),
|
|
.oversampling_en (oversampling_en),
|
|
.scki_p (scki_p),
|
|
.scki_n (scki_n),
|
|
.scko_p (scko_s_p),
|
|
.scko_n (scko_s_n),
|
|
.sdo_p (sdo_p),
|
|
.sdo_n (sdo_n),
|
|
.busy (busy),
|
|
.cnvs (cnvs),
|
|
.adc_data (adc_data_if_s),
|
|
.adc_valid (adc_valid_if),
|
|
.crc_error (crc_error),
|
|
.dev_status (),
|
|
.up_clk (up_clk),
|
|
.up_adc_dld (up_dld),
|
|
.up_adc_dwdata (up_dwdata),
|
|
.up_adc_drdata (up_drdata),
|
|
.delay_clk (delay_clk),
|
|
.delay_rst (delay_rst),
|
|
.delay_locked (delay_locked));
|
|
|
|
up_delay_cntrl #(
|
|
.DATA_WIDTH(1),
|
|
.BASE_ADDRESS(6'h02)
|
|
) i_delay_cntrl (
|
|
.delay_clk (delay_clk),
|
|
.delay_rst (delay_rst),
|
|
.delay_locked (delay_locked),
|
|
.up_dld (up_dld),
|
|
.up_dwdata (up_dwdata),
|
|
.up_drdata (up_drdata),
|
|
.up_rstn (up_rstn),
|
|
.up_clk (up_clk),
|
|
.up_wreq (up_wreq_s),
|
|
.up_waddr (up_waddr_s),
|
|
.up_wdata (up_wdata_s),
|
|
.up_wack (up_wack_s[9]),
|
|
.up_rreq (up_rreq_s),
|
|
.up_raddr (up_raddr_s),
|
|
.up_rdata (up_rdata_s[9]),
|
|
.up_rack (up_rack_s[9]));
|
|
|
|
end else begin // CMOS
|
|
|
|
wire [ 7:0] up_dld;
|
|
wire [39:0] up_dwdata;
|
|
wire [39:0] up_drdata;
|
|
|
|
assign scki_p = 1'b0;
|
|
assign scki_n = 1'b1;
|
|
if (ECHO_CLK_EN == 1'b1) begin
|
|
assign scko_s = scko;
|
|
end else begin
|
|
assign scko_s = scki;
|
|
end
|
|
axi_ad4858_cmos #(
|
|
.FPGA_TECHNOLOGY (FPGA_TECHNOLOGY),
|
|
.DELAY_REFCLK_FREQ(DELAY_REFCLK_FREQ),
|
|
.IODELAY_ENABLE (IODELAY_ENABLE),
|
|
.ACTIVE_LANE (ACTIVE_LANES)
|
|
) i_ad4858_cmos_interface (
|
|
.rst (adc_if_reset),
|
|
.clk (adc_clk_s),
|
|
.adc_enable (adc_enable_s),
|
|
.adc_crc_enable (adc_crc_enable_s),
|
|
.packet_format (packet_format),
|
|
.oversampling_en (oversampling_en),
|
|
.scki (scki),
|
|
.scko (scko_s),
|
|
.db_i ({lane_7,
|
|
lane_6,
|
|
lane_5,
|
|
lane_4,
|
|
lane_3,
|
|
lane_2,
|
|
lane_1,
|
|
lane_0}),
|
|
.busy (busy),
|
|
.cnvs (cnvs),
|
|
.adc_data (adc_data_if_s),
|
|
.adc_valid (adc_valid_if),
|
|
.crc_error (crc_error),
|
|
.dev_status (),
|
|
.up_clk (up_clk),
|
|
.up_adc_dld (up_dld),
|
|
.up_adc_dwdata (up_dwdata),
|
|
.up_adc_drdata (up_drdata),
|
|
.delay_clk (delay_clk),
|
|
.delay_rst (delay_rst),
|
|
.delay_locked (delay_locked));
|
|
|
|
up_delay_cntrl #(
|
|
.DATA_WIDTH(8),
|
|
.BASE_ADDRESS(6'h02)
|
|
) i_delay_cntrl (
|
|
.delay_clk (delay_clk),
|
|
.delay_rst (delay_rst),
|
|
.delay_locked (delay_locked),
|
|
.up_dld (up_dld),
|
|
.up_dwdata (up_dwdata),
|
|
.up_drdata (up_drdata),
|
|
.up_rstn (up_rstn),
|
|
.up_clk (up_clk),
|
|
.up_wreq (up_wreq_s),
|
|
.up_waddr (up_waddr_s),
|
|
.up_wdata (up_wdata_s),
|
|
.up_wack (up_wack_s[9]),
|
|
.up_rreq (up_rreq_s),
|
|
.up_raddr (up_raddr_s),
|
|
.up_rdata (up_rdata_s[9]),
|
|
.up_rack (up_rack_s[9]));
|
|
end
|
|
|
|
// adc channels
|
|
|
|
for (i = 0; i < 8; i=i+1) begin : channel
|
|
always @(posedge adc_clk_s) begin
|
|
adc_reset[i] <= adc_rst_s;
|
|
end
|
|
axi_ad4858_channel #(
|
|
.CHANNEL_ID(i),
|
|
.ACTIVE_LANE (ACTIVE_LANES)
|
|
) i_adc_channel (
|
|
.adc_clk (adc_clk_s),
|
|
.adc_rst (adc_reset[i]),
|
|
.adc_ch_valid_in (adc_valid_if),
|
|
.adc_ch_data_in (adc_data_if_s[32*i+:32]),
|
|
.if_crc_err (crc_error),
|
|
.adc_enable (adc_enable_s[i]),
|
|
.adc_valid (adc_valid_s[i]),
|
|
.adc_data (adc_data_s[i]),
|
|
.adc_or (adc_or[i]),
|
|
.adc_status_header (),
|
|
.packet_format (packet_format),
|
|
.oversampling_en (oversampling_en),
|
|
.up_adc_or (up_adc_or_s[i]),
|
|
.up_adc_pn_err (up_adc_pn_err[i]),
|
|
.up_adc_pn_oos (up_adc_pn_oos[i]),
|
|
.up_rstn (up_rstn),
|
|
.up_clk (up_clk),
|
|
.up_wreq (up_wreq_s),
|
|
.up_waddr (up_waddr_s),
|
|
.up_wdata (up_wdata_s),
|
|
.up_wack (up_wack_s[i]),
|
|
.up_rreq (up_rreq_s),
|
|
.up_raddr (up_raddr_s),
|
|
.up_rdata (up_rdata_s[i]),
|
|
.up_rack (up_rack_s[i]));
|
|
end
|
|
endgenerate
|
|
|
|
// adc up common
|
|
|
|
up_adc_common #(
|
|
.ID(ID),
|
|
.CONFIG(CONFIG)
|
|
) i_up_adc_common (
|
|
.mmcm_rst (),
|
|
.adc_clk (adc_clk_s),
|
|
.adc_rst (adc_rst_s),
|
|
.adc_r1_mode (),
|
|
.adc_ddr_edgesel (),
|
|
.adc_pin_mode (),
|
|
.adc_status ('h1),
|
|
.adc_sync_status (1'b1),
|
|
.adc_status_ovf (adc_dovf),
|
|
.adc_clk_ratio (32'd1),
|
|
.adc_start_code (),
|
|
.adc_sref_sync (),
|
|
.adc_sync (),
|
|
.adc_ext_sync_arm (),
|
|
.adc_ext_sync_disarm (),
|
|
.adc_ext_sync_manual_req (),
|
|
.adc_custom_control (adc_custom_control),
|
|
.adc_sdr_ddr_n (),
|
|
.adc_symb_op (),
|
|
.adc_symb_8_16b (),
|
|
.adc_num_lanes (),
|
|
.adc_crc_enable (adc_crc_enable_s),
|
|
.up_pps_rcounter (32'b0),
|
|
.up_pps_status (1'b0),
|
|
.up_pps_irq_mask (),
|
|
.up_adc_ce (),
|
|
.up_status_pn_err (|up_adc_pn_err),
|
|
.up_status_pn_oos (|up_adc_pn_oos),
|
|
.up_status_or (|up_status_or),
|
|
.up_adc_r1_mode(),
|
|
.up_drp_sel (),
|
|
.up_drp_wr (),
|
|
.up_drp_addr (),
|
|
.up_drp_wdata (),
|
|
.up_drp_rdata (32'd0),
|
|
.up_drp_ready (1'd0),
|
|
.up_drp_locked (1'd1),
|
|
.adc_config_wr (),
|
|
.adc_config_ctrl (),
|
|
.adc_config_rd ('d0),
|
|
.adc_ctrl_status ('d0),
|
|
.up_usr_chanmax_out (),
|
|
.up_usr_chanmax_in (8'd8),
|
|
.up_adc_gpio_in (32'b0),
|
|
.up_adc_gpio_out (),
|
|
.up_rstn (up_rstn),
|
|
.up_clk (up_clk),
|
|
.up_wreq (up_wreq_s),
|
|
.up_waddr (up_waddr_s),
|
|
.up_wdata (up_wdata_s),
|
|
.up_wack (up_wack_s[8]),
|
|
.up_rreq (up_rreq_s),
|
|
.up_raddr (up_raddr_s),
|
|
.up_rdata (up_rdata_s[8]),
|
|
.up_rack (up_rack_s[8]));
|
|
|
|
// up bus interface
|
|
|
|
up_axi #(
|
|
.AXI_ADDRESS_WIDTH (16)
|
|
) i_up_axi (
|
|
.up_rstn (up_rstn),
|
|
.up_clk (up_clk),
|
|
.up_axi_awvalid (s_axi_awvalid),
|
|
.up_axi_awaddr (s_axi_awaddr),
|
|
.up_axi_awready (s_axi_awready),
|
|
.up_axi_wvalid (s_axi_wvalid),
|
|
.up_axi_wdata (s_axi_wdata),
|
|
.up_axi_wstrb (s_axi_wstrb),
|
|
.up_axi_wready (s_axi_wready),
|
|
.up_axi_bvalid (s_axi_bvalid),
|
|
.up_axi_bresp (s_axi_bresp),
|
|
.up_axi_bready (s_axi_bready),
|
|
.up_axi_arvalid (s_axi_arvalid),
|
|
.up_axi_araddr (s_axi_araddr),
|
|
.up_axi_arready (s_axi_arready),
|
|
.up_axi_rvalid (s_axi_rvalid),
|
|
.up_axi_rresp (s_axi_rresp),
|
|
.up_axi_rdata (s_axi_rdata),
|
|
.up_axi_rready (s_axi_rready),
|
|
.up_wreq (up_wreq_s),
|
|
.up_waddr (up_waddr_s),
|
|
.up_wdata (up_wdata_s),
|
|
.up_wack (up_wack),
|
|
.up_rreq (up_rreq_s),
|
|
.up_raddr (up_raddr_s),
|
|
.up_rdata (up_rdata),
|
|
.up_rack (up_rack));
|
|
|
|
endmodule
|