22 lines
679 B
Tcl
22 lines
679 B
Tcl
|
|
## FIFO depth is 1GB, PL_DDR is used
|
|
set adc_fifo_address_width 16
|
|
|
|
## FIFO depth is 8Mb - 500k samples
|
|
set dac_fifo_address_width 16
|
|
|
|
## NOTE: With this configuration the #36Kb BRAM utilization is at ~47%
|
|
|
|
source $ad_hdl_dir/projects/common/zc706/zc706_system_bd.tcl
|
|
source $ad_hdl_dir/projects/common/zc706/zc706_plddr3_adcfifo_bd.tcl
|
|
source $ad_hdl_dir/projects/common/xilinx/dacfifo_bd.tcl
|
|
source ../common/daq3_bd.tcl
|
|
source $ad_hdl_dir/projects/scripts/adi_pd.tcl
|
|
|
|
#system ID
|
|
ad_ip_parameter axi_sysid_0 CONFIG.ROM_ADDR_BITS 9
|
|
ad_ip_parameter rom_sys_0 CONFIG.PATH_TO_FILE "[pwd]/mem_init_sys.txt"
|
|
ad_ip_parameter rom_sys_0 CONFIG.ROM_ADDR_BITS 9
|
|
|
|
sysid_gen_sys_init_file
|