66823682b6
Common basic steps:
- Include/create infrastructure:
* Intel:
- require quartus::device package
- set_module_property VALIDATION_CALLBACK info_param_validate
* Xilinx
- add bd.tcl, containing init{} procedure. The init procedure will be
called when the IP will be instantiated into the block design.
- add to the xilinx_blockdiagram file group the bd.tcl and common_bd.tcl
- create GUI files
- add parameters in *_ip.tcl and *_hw.tcl (adi_add_auto_fpga_spec_params)
- add/propagate the info parameters through the IP verilog files
axi_clkgen
util_adxcvr
ad_ip_jesd204_tpl_adc
ad_ip_jesd204_tpl_dac
axi_ad5766
axi_ad6676
axi_ad9122
axi_ad9144
axi_ad9152
axi_ad9162
axi_ad9250
axi_ad9265
axi_ad9680
axi_ad9361
axi_ad9371
axi_adrv9009
axi_ad9739a
axi_ad9434
axi_ad9467
axi_ad9684
axi_ad9963
axi_ad9625
axi_ad9671
axi_hdmi_tx
axi_fmcadc5_sync
|
||
|---|---|---|
| .. | ||
| Makefile | ||
| ad_ip_jesd204_tpl_adc.v | ||
| ad_ip_jesd204_tpl_adc_channel.v | ||
| ad_ip_jesd204_tpl_adc_core.v | ||
| ad_ip_jesd204_tpl_adc_deframer.v | ||
| ad_ip_jesd204_tpl_adc_hw.tcl | ||
| ad_ip_jesd204_tpl_adc_ip.tcl | ||
| ad_ip_jesd204_tpl_adc_pnmon.v | ||
| ad_ip_jesd204_tpl_adc_regmap.v | ||