44 lines
1.8 KiB
Plaintext
44 lines
1.8 KiB
Plaintext
###############################################################################
|
|
## Copyright (C) 2016-2023 Analog Devices, Inc. All rights reserved.
|
|
### SPDX short identifier: ADIBSD
|
|
###############################################################################
|
|
|
|
set_property ASYNC_REG TRUE -quiet [get_cells -hier -filter {name =~ *up_rx_rst_done*}]
|
|
set_property ASYNC_REG TRUE -quiet [get_cells -hier -filter {name =~ *up_tx_rst_done*}]
|
|
set_property ASYNC_REG TRUE -quiet [get_cells -hier -filter {name =~ *rx_rate*}]
|
|
set_property ASYNC_REG TRUE -quiet [get_cells -hier -filter {name =~ *tx_rate*}]
|
|
|
|
set_false_path -to [get_cells -hier -filter {name =~ *up_rx_rst_done_m1_reg && IS_SEQUENTIAL}]
|
|
set_false_path -to [get_cells -hier -filter {name =~ *up_tx_rst_done_m1_reg && IS_SEQUENTIAL}]
|
|
set_false_path -to [get_cells -hier -filter {name =~ *rx_rate_m1_reg* && IS_SEQUENTIAL}]
|
|
set_false_path -to [get_cells -hier -filter {name =~ *tx_rate_m1_reg* && IS_SEQUENTIAL}]
|
|
|
|
# sync bits i_sync_bits_tx_prbs_in
|
|
set_false_path \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_sync_bits_tx_prbs_in* && IS_SEQUENTIAL}
|
|
]
|
|
|
|
# sync bits i_sync_bits_rx_prbs_in
|
|
set_false_path \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_sync_bits_rx_prbs_in* && IS_SEQUENTIAL}
|
|
]
|
|
|
|
# sync bits i_sync_bits_rx_prbs_out
|
|
set_false_path \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_sync_bits_rx_prbs_out* && IS_SEQUENTIAL}
|
|
]
|
|
|
|
# sync bits i_sync_bits_rx_bufstatus_in
|
|
set_false_path \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_sync_bits_rx_bufstatus_in* && IS_SEQUENTIAL}
|
|
]
|
|
|
|
# sync bits i_sync_bits_bufstatus_out
|
|
set_false_path \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_sync_bits_bufstatus_out* && IS_SEQUENTIAL}]
|
|
|