| .. |
|
altera
|
axi_adxcvr: Add rparam register to Altera XCVR
|
2017-02-10 16:19:17 +02:00 |
|
axi_ad6676
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_ad7616
|
axi_ad7616: Set up default driver value for input ports
|
2017-02-07 12:29:21 +02:00 |
|
axi_ad9122
|
library/ad9122- constraints clean-up
|
2017-02-02 14:21:41 -05:00 |
|
axi_ad9144
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_ad9152
|
ad9152- add prbs generators
|
2017-01-23 10:31:57 -05:00 |
|
axi_ad9162
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_ad9234
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_ad9250
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_ad9265
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_ad9361
|
axi_ad9361: Define CDC constraint for tdd_sync
|
2017-02-24 11:24:07 +02:00 |
|
axi_ad9371
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_ad9434
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_ad9467
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_ad9625
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_ad9643
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_ad9652
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_ad9671
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_ad9680
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_ad9684
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_ad9739a
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_ad9963
|
axi_ad9963: Initial commit
|
2017-01-31 16:18:58 +02:00 |
|
axi_adc_decimate
|
constraints: Update constraints
|
2017-02-24 13:43:32 +02:00 |
|
axi_adc_trigger
|
axi_adc_trigger: Added triggered register
|
2017-02-27 14:26:19 +02:00 |
|
axi_clkgen
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_dac_interpolate
|
constraints: Update constraints
|
2017-02-24 13:43:32 +02:00 |
|
axi_dmac
|
Merge branch 'dev' into hdl_2016_r2
|
2017-01-30 17:10:05 +02:00 |
|
axi_generic_adc
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_gpreg
|
constraints: Update constraints
|
2017-02-24 13:43:32 +02:00 |
|
axi_hdmi_rx
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_hdmi_tx
|
constraints: Update constraints
|
2017-02-24 13:43:32 +02:00 |
|
axi_i2s_adi
|
scripts/adi_ip: Fix adi_ip_infer_interfaces process
|
2017-01-12 12:15:33 +02:00 |
|
axi_intr_monitor
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_logic_analyzer
|
axi_logic_analyzer: Switched from BUFGMUX to BUFGMUX_CTRL for glitch free clock switching
|
2017-02-27 14:19:54 +02:00 |
|
axi_mc_controller
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_mc_current_monitor
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_mc_speed
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
axi_spdif_rx
|
scripts/adi_ip: Fix adi_ip_infer_interfaces process
|
2017-01-12 12:15:33 +02:00 |
|
axi_spdif_tx
|
scripts/adi_ip: Fix adi_ip_infer_interfaces process
|
2017-01-12 12:15:33 +02:00 |
|
axi_usb_fx3
|
axi_usb_fx3: Fixed clock domain association
|
2017-02-14 11:48:07 +02:00 |
|
cn0363
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
common
|
axi_ip_constr: Fix constraints
|
2017-02-27 16:25:09 +02:00 |
|
cordic_demod
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
interfaces
|
interfaces- remove channel based pll reset
|
2016-11-22 11:34:29 -05:00 |
|
prcfg
|
library/prcfg : Split data bus to channels
|
2015-10-13 11:36:45 +03:00 |
|
scripts
|
scripts/adi_ip: Update the adi_ip_properties process
|
2017-01-19 15:06:47 +02:00 |
|
spi_engine
|
spi_engine: Set up default driver value for input ports
|
2017-02-07 12:30:46 +02:00 |
|
util_adcfifo
|
constraints: Update constraints
|
2017-02-24 13:43:32 +02:00 |
|
util_axis_fifo
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
util_axis_resize
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
util_bsplit
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
util_ccat
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
util_clkdiv
|
util_clkdiv: Keep as valid only settings common for 7Series and Ultrascale
|
2017-01-18 11:56:24 +02:00 |
|
util_cpack
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
util_dacfifo
|
library/util_dacfifo- match bypass port with axi_dacfifo
|
2017-02-27 16:06:39 -05:00 |
|
util_extract
|
util_extract: Initial commit
|
2017-01-31 16:26:05 +02:00 |
|
util_fir_dec
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
util_fir_int
|
util_fir_int: manually request data at 1/8 clock frequency
|
2017-02-13 18:05:59 +02:00 |
|
util_gmii_to_rgmii
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
util_i2c_mixer
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
util_mfifo
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
util_pmod_adc
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
util_pmod_fmeter
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
util_rfifo
|
constraints: Update constraints
|
2017-02-24 13:43:32 +02:00 |
|
util_sigma_delta_spi
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
util_tdd_sync
|
util_sync_constr: Preserve 1bit CDCs with ASYNC_REG true
|
2017-02-23 11:44:01 +02:00 |
|
util_upack
|
updated makefiles
|
2016-12-09 23:06:41 +02:00 |
|
util_var_fifo
|
util_var_fifo: Initial commit
|
2017-01-31 16:26:45 +02:00 |
|
util_wfifo
|
constraints: Update constraints
|
2017-02-24 13:43:32 +02:00 |
|
xilinx
|
axi_dacfifo: Fix clock for read address generation
|
2017-02-24 15:47:04 +02:00 |
|
Makefile
|
Make: Update Makefiles
|
2017-02-10 16:32:58 +02:00 |
0d231935ef