17 lines
435 B
Tcl
17 lines
435 B
Tcl
|
|
set adc_fifo_name axi_ad9680_fifo
|
|
set adc_fifo_address_width 16
|
|
set adc_data_width 128
|
|
set adc_dma_data_width 64
|
|
|
|
set dac_fifo_name axi_ad9144_fifo
|
|
set dac_fifo_address_width 10
|
|
set dac_data_width 128
|
|
set dac_dma_data_width 128
|
|
|
|
source $ad_hdl_dir/projects/common/vc707/vc707_system_bd.tcl
|
|
source $ad_hdl_dir/projects/common/xilinx/adcfifo_bd.tcl
|
|
source $ad_hdl_dir/projects/common/xilinx/dacfifo_bd.tcl
|
|
source ../common/daq2_bd.tcl
|
|
|