zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
pluto_hdl_adi/library/jesd204/tb
History
Lars-Peter Clausen 367d2d58e7 jesd204: axi_jesd204_rx_regmap_tb: Check ILAS memory register 
Add a check to RX register map to confirm that the ILAS memory registers
return the correct values after the ILAS data has been received.

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
 		2017-07-27 10:48:43 +02:00
..
.gitignore Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
axi_jesd204_rx_regmap_tb Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
axi_jesd204_rx_regmap_tb.v jesd204: axi_jesd204_rx_regmap_tb: Check ILAS memory register 2017-07-27 10:48:43 +02:00
axi_jesd204_tx_regmap_tb Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
axi_jesd204_tx_regmap_tb.v Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
loopback_tb Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
loopback_tb.v jesd204: rx: Use standalone counter for lane latency monitor 2017-06-20 17:39:41 +02:00
run_tb.sh Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
rx_cgs_tb Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
rx_cgs_tb.v Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
rx_ctrl_tb Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
rx_ctrl_tb.v Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
rx_lane_tb Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
rx_lane_tb.v Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
rx_tb Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
rx_tb.v jesd204: Slightly rework sysref handling 2017-06-20 17:39:41 +02:00
scrambler_tb Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
scrambler_tb.v Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
tb_base.v Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
tx_ctrl_phase_tb Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
tx_ctrl_phase_tb.v jesd204: tb: Fix signal width mismatch warnings 2017-06-20 17:39:41 +02:00
tx_tb Add ADI JESD204 link layer cores 2017-05-23 11:16:07 +02:00
tx_tb.v jesd204: Slightly rework sysref handling 2017-06-20 17:39:41 +02:00