123 lines
3.8 KiB
Verilog
123 lines
3.8 KiB
Verilog
//
|
|
// The ADI JESD204 Core is released under the following license, which is
|
|
// different than all other HDL cores in this repository.
|
|
//
|
|
// Please read this, and understand the freedoms and responsibilities you have
|
|
// by using this source code/core.
|
|
//
|
|
// The JESD204 HDL, is copyright © 2016-2017 Analog Devices Inc.
|
|
//
|
|
// This core is free software, you can use run, copy, study, change, ask
|
|
// questions about and improve this core. Distribution of source, or resulting
|
|
// binaries (including those inside an FPGA or ASIC) require you to release the
|
|
// source of the entire project (excluding the system libraries provide by the
|
|
// tools/compiler/FPGA vendor). These are the terms of the GNU General Public
|
|
// License version 2 as published by the Free Software Foundation.
|
|
//
|
|
// This core is distributed in the hope that it will be useful, but WITHOUT ANY
|
|
// WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR
|
|
// A PARTICULAR PURPOSE. See the GNU General Public License for more details.
|
|
//
|
|
// You should have received a copy of the GNU General Public License version 2
|
|
// along with this source code, and binary. If not, see
|
|
// <http://www.gnu.org/licenses/>.
|
|
//
|
|
// Commercial licenses (with commercial support) of this JESD204 core are also
|
|
// available under terms different than the General Public License. (e.g. they
|
|
// do not require you to accompany any image (FPGA or ASIC) using the JESD204
|
|
// core with any corresponding source code.) For these alternate terms you must
|
|
// purchase a license from Analog Devices Technology Licensing Office. Users
|
|
// interested in such a license should contact jesd204-licensing@analog.com for
|
|
// more information. This commercial license is sub-licensable (if you purchase
|
|
// chips from Analog Devices, incorporate them into your PCB level product, and
|
|
// purchase a JESD204 license, end users of your product will also have a
|
|
// license to use this core in a commercial setting without releasing their
|
|
// source code).
|
|
//
|
|
// In addition, we kindly ask you to acknowledge ADI in any program, application
|
|
// or publication in which you use this JESD204 HDL core. (You are not required
|
|
// to do so; it is up to your common sense to decide whether you want to comply
|
|
// with this request or not.) For general publications, we suggest referencing :
|
|
// “The design and implementation of the JESD204 HDL Core used in this project
|
|
// is copyright © 2016-2017, Analog Devices, Inc.”
|
|
//
|
|
|
|
`timescale 1ns/100ps
|
|
|
|
module elastic_buffer #(
|
|
parameter IWIDTH = 32,
|
|
parameter OWIDTH = 48,
|
|
parameter SIZE = 256,
|
|
parameter ASYNC_CLK = 0
|
|
) (
|
|
input clk,
|
|
input reset,
|
|
|
|
input device_clk,
|
|
input device_reset,
|
|
|
|
input [IWIDTH-1:0] wr_data,
|
|
|
|
output reg [OWIDTH-1:0] rd_data,
|
|
|
|
input ready_n,
|
|
input do_release_n
|
|
);
|
|
|
|
localparam ADDR_WIDTH = SIZE > 128 ? 7 :
|
|
SIZE > 64 ? 6 :
|
|
SIZE > 32 ? 5 :
|
|
SIZE > 16 ? 4 :
|
|
SIZE > 8 ? 3 :
|
|
SIZE > 4 ? 2 :
|
|
SIZE > 2 ? 1 : 0;
|
|
|
|
localparam WIDTH = OWIDTH >= IWIDTH ? OWIDTH : IWIDTH;
|
|
|
|
reg [ADDR_WIDTH:0] wr_addr = 'h00;
|
|
reg [ADDR_WIDTH:0] rd_addr = 'h00;
|
|
(* ram_style = "distributed" *) reg [WIDTH-1:0] mem[0:SIZE - 1];
|
|
|
|
wire mem_wr;
|
|
wire [WIDTH-1:0] mem_wr_data;
|
|
|
|
generate if ((OWIDTH > IWIDTH) && ASYNC_CLK) begin
|
|
ad_pack #(
|
|
.I_W(IWIDTH/8),
|
|
.O_W(OWIDTH/8),
|
|
.UNIT_W(8)
|
|
) i_ad_pack (
|
|
.clk(clk),
|
|
.reset(ready_n),
|
|
.idata(wr_data),
|
|
.ivalid(1'b1),
|
|
|
|
.odata(mem_wr_data),
|
|
.ovalid(mem_wr)
|
|
);
|
|
end else begin
|
|
assign mem_wr = 1'b1;
|
|
assign mem_wr_data = wr_data;
|
|
end
|
|
endgenerate
|
|
|
|
always @(posedge clk) begin
|
|
if (ready_n == 1'b1) begin
|
|
wr_addr <= 'h00;
|
|
end else if (mem_wr) begin
|
|
mem[wr_addr] <= mem_wr_data;
|
|
wr_addr <= wr_addr + 1'b1;
|
|
end
|
|
end
|
|
|
|
always @(posedge device_clk) begin
|
|
if (do_release_n == 1'b1) begin
|
|
rd_addr <= 'h00;
|
|
end else begin
|
|
rd_addr <= rd_addr + 1'b1;
|
|
rd_data <= mem[rd_addr];
|
|
end
|
|
end
|
|
|
|
endmodule
|