zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
19 Commits
1 Branch
0 Tags
23 MiB
Verilog 61.7%
Tcl 31.2%
Makefile 3.5%
VHDL 1.9%
SystemVerilog 1%
Other 0.6%
 
 
 
 
 
 
Go to file
Lars-Peter Clausen 6da9c65a08 axi_dmac: Add support for zero latency transfer switching 
Right now there is always a period of one clock cycle where we can not transfer
any data when switching between two transfers. This patch modifies the data
mover to allow for zero latency. This fixes problems on the FMCOMMS1 platform

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
 		2014-03-07 18:39:20 +01:00
library axi_dmac: Add support for zero latency transfer switching 2014-03-07 18:39:20 +01:00
projects Change the adi_project_run process to prevent "const_type UCF" issue 2014-03-07 11:06:11 +02:00
.gitignore added gitignore 2014-03-05 10:47:16 -05:00
LICENSE Initial commit 2014-02-20 12:49:14 -08:00
README.md Initial commit 2014-02-20 12:49:14 -08:00

README.md

hdl

HDL libraries and projects