Adrian Costina 37323e3444 adrv9371x: A10GX, added extra pipelining in the interconnect in order to improve timing		2017-10-20 13:46:22 +01:00
..
a10gx	adrv9371x: A10GX, added extra pipelining in the interconnect in order to improve timing	2017-10-20 13:46:22 +01:00
a10soc	[axi|avl]_dacfifo: Create a separate bypass module for altera/xilinx	2017-09-25 08:56:40 +01:00
common	adrv9371x/a10soc: For receive paths SYNC_TRANSFER must be enabled	2017-10-04 11:29:09 +01:00
kcu105	[axi|avl]_dacfifo: Create a separate bypass module for altera/xilinx	2017-09-25 08:56:40 +01:00
zc706	[axi|avl]_dacfifo: Create a separate bypass module for altera/xilinx	2017-09-25 08:56:40 +01:00
zcu102	[axi|avl]_dacfifo: Create a separate bypass module for altera/xilinx	2017-09-25 08:56:40 +01:00
Makefile	[axi|avl]_dacfifo: Create a separate bypass module for altera/xilinx	2017-09-25 08:56:40 +01:00