345 lines
13 KiB
Plaintext
345 lines
13 KiB
Plaintext
###############################################################################
|
|
## Copyright (C) 2015-2023 Analog Devices, Inc. All rights reserved.
|
|
### SPDX short identifier: ADIBSD
|
|
###############################################################################
|
|
|
|
<: set ComponentName [getComponentNameString] :>
|
|
<: setOutputDirectory "./" :>
|
|
<: setFileName [ttcl_add $ComponentName "_constr"] :>
|
|
<: setFileExtension ".xdc" :>
|
|
<: setFileProcessingOrder late :>
|
|
<: set async_dest_req [getBooleanValue "ASYNC_CLK_DEST_REQ"] :>
|
|
<: set async_req_src [getBooleanValue "ASYNC_CLK_REQ_SRC"] :>
|
|
<: set async_src_dest [getBooleanValue "ASYNC_CLK_SRC_DEST"] :>
|
|
<: set async_req_sg [getBooleanValue "ASYNC_CLK_REQ_SG"] :>
|
|
<: set async_src_sg [getBooleanValue "ASYNC_CLK_SRC_SG"] :>
|
|
<: set async_dest_sg [getBooleanValue "ASYNC_CLK_DEST_SG"] :>
|
|
<: set sg_enabled [getBooleanValue "DMA_SG_TRANSFER"] :>
|
|
<: set disable_debug_registers [getBooleanValue "DISABLE_DEBUG_REGISTERS"] :>
|
|
|
|
set req_clk_ports_base {s_axi_aclk}
|
|
set src_clk_ports_base {fifo_wr_clk s_axis_aclk m_src_axi_aclk}
|
|
set dest_clk_ports_base {fifo_rd_clk m_axis_aclk m_dest_axi_aclk}
|
|
set req_clk_ports $req_clk_ports_base
|
|
set src_clk_ports $src_clk_ports_base
|
|
set dest_clk_ports $dest_clk_ports_base
|
|
<: if {[expr {!$async_req_src}]} { :>
|
|
set req_clk_ports "$req_clk_ports $src_clk_ports_base"
|
|
set src_clk_ports "$src_clk_ports $req_clk_ports_base"
|
|
<: } :>
|
|
<: if {[expr {!$async_src_dest}]} { :>
|
|
set src_clk_ports "$src_clk_ports $dest_clk_ports_base"
|
|
set dest_clk_ports "$dest_clk_ports $src_clk_ports_base"
|
|
<: } :>
|
|
<: if {[expr {!$async_dest_req}]} { :>
|
|
set req_clk_ports "$req_clk_ports $dest_clk_ports_base"
|
|
set dest_clk_ports "$dest_clk_ports $req_clk_ports_base"
|
|
<: } :>
|
|
<: if {$sg_enabled} { :>
|
|
set sg_clk_ports_base {m_sg_axi_aclk}
|
|
set sg_clk_ports $sg_clk_ports_base
|
|
<: if {[expr {!$async_req_sg}]} { :>
|
|
set req_clk_ports "$req_clk_ports $sg_clk_ports_base"
|
|
set sg_clk_ports "$sg_clk_ports $req_clk_ports_base"
|
|
<: } :>
|
|
<: if {[expr {!$async_src_sg}]} { :>
|
|
set src_clk_ports "$src_clk_ports $sg_clk_ports_base"
|
|
set sg_clk_ports "$sg_clk_ports $src_clk_ports_base"
|
|
<: } :>
|
|
<: if {[expr {!$async_dest_sg}]} { :>
|
|
set dest_clk_ports "$dest_clk_ports $sg_clk_ports_base"
|
|
set sg_clk_ports "$sg_clk_ports $dest_clk_ports_base"
|
|
<: } :>
|
|
set sg_clk [get_clocks -of_objects [get_ports -quiet $sg_clk_ports]]
|
|
<: } :>
|
|
set req_clk [get_clocks -of_objects [get_ports -quiet $req_clk_ports]]
|
|
set src_clk [get_clocks -of_objects [get_ports -quiet $src_clk_ports]]
|
|
set dest_clk [get_clocks -of_objects [get_ports -quiet $dest_clk_ports]]
|
|
|
|
<: if {$async_req_src || $async_src_dest || $async_dest_req || ($async_req_sg && $sg_enabled)} { :>
|
|
set_property ASYNC_REG TRUE \
|
|
[get_cells -quiet -hier *cdc_sync_stage1_reg*] \
|
|
[get_cells -quiet -hier *cdc_sync_stage2_reg*]
|
|
|
|
<: } :>
|
|
<: if {$async_req_src} { :>
|
|
set_max_delay -quiet -datapath_only \
|
|
-from $req_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_sync_src_request_id* && IS_SEQUENTIAL}] \
|
|
[get_property -min PERIOD $req_clk]
|
|
|
|
set_false_path -quiet \
|
|
-from $src_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_sync_status_src* && IS_SEQUENTIAL}]
|
|
|
|
set_false_path -quiet \
|
|
-from $req_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_sync_control_src* && IS_SEQUENTIAL}]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from $req_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_src_req_fifo/zerodeep.i_waddr_sync* && IS_SEQUENTIAL}] \
|
|
[get_property -min PERIOD $req_clk]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from $src_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_src_req_fifo/zerodeep.i_raddr_sync* && IS_SEQUENTIAL}] \
|
|
[get_property -min PERIOD $src_clk]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from [get_cells -quiet -hier *cdc_sync_fifo_ram_reg* \
|
|
-filter {NAME =~ *i_src_req_fifo* && IS_SEQUENTIAL}] \
|
|
-to $src_clk \
|
|
[get_property -min PERIOD $src_clk]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from $req_clk \
|
|
-through [get_cells -quiet -hier DP \
|
|
-filter {NAME =~ *i_request_arb/eot_mem_src_reg*}] \
|
|
-to $src_clk \
|
|
[get_property -min PERIOD $src_clk]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from $src_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_rewind_req_fifo/zerodeep.i_waddr_sync* && IS_SEQUENTIAL}] \
|
|
[get_property -min PERIOD $src_clk]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from $req_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_rewind_req_fifo/zerodeep.i_raddr_sync* && IS_SEQUENTIAL}] \
|
|
[get_property -min PERIOD $req_clk]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from [get_cells -quiet -hier *cdc_sync_fifo_ram_reg* \
|
|
-filter {NAME =~ *i_rewind_req_fifo* && IS_SEQUENTIAL}] \
|
|
-to $req_clk \
|
|
[get_property -min PERIOD $req_clk]
|
|
|
|
set_false_path -quiet \
|
|
-from $req_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *sync_rewind/i_sync_out* && IS_SEQUENTIAL}]
|
|
|
|
set_false_path -quiet \
|
|
-from $src_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *sync_rewind/i_sync_in* && IS_SEQUENTIAL}]
|
|
|
|
<: } :>
|
|
<: if {$async_dest_req} { :>
|
|
set_max_delay -quiet -datapath_only \
|
|
-from $dest_clk \
|
|
-to [get_cells -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_sync_req_response_id* && IS_SEQUENTIAL}] \
|
|
[get_property -min PERIOD $dest_clk]
|
|
|
|
set_false_path -quiet \
|
|
-from $dest_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_sync_status_dest* && IS_SEQUENTIAL}]
|
|
|
|
set_false_path -quiet \
|
|
-from $req_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_sync_control_dest* && IS_SEQUENTIAL}]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from $dest_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_dest_response_fifo/zerodeep.i_waddr_sync* && IS_SEQUENTIAL}] \
|
|
[get_property -min PERIOD $dest_clk]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from $req_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_dest_response_fifo/zerodeep.i_raddr_sync* && IS_SEQUENTIAL}] \
|
|
[get_property -min PERIOD $req_clk]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from [get_cells -quiet -hier *cdc_sync_fifo_ram_reg* \
|
|
-filter {NAME =~ *i_dest_response_fifo* && IS_SEQUENTIAL}] \
|
|
-to $req_clk \
|
|
[get_property -min PERIOD $req_clk]
|
|
|
|
<: } :>
|
|
<: if {$async_src_dest} { :>
|
|
set_max_delay -quiet -datapath_only \
|
|
-from $src_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_sync_dest_request_id* && IS_SEQUENTIAL}] \
|
|
[get_property -min PERIOD $src_clk]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from $src_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_store_and_forward/i_dest_sync_id* && IS_SEQUENTIAL}] \
|
|
[get_property -min PERIOD $src_clk]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from $dest_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_store_and_forward/i_src_sync_id* && IS_SEQUENTIAL}] \
|
|
[get_property -min PERIOD $dest_clk]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from $src_clk \
|
|
-through [get_cells -quiet -hier \
|
|
-filter {IS_SEQUENTIAL && NAME =~ *i_store_and_forward/burst_len_mem_reg*}] \
|
|
-to $dest_clk \
|
|
[get_property -min PERIOD $dest_clk]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from $src_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_dest_req_fifo/zerodeep.i_waddr_sync* && IS_SEQUENTIAL}] \
|
|
[get_property -min PERIOD $src_clk]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from $dest_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_dest_req_fifo/zerodeep.i_raddr_sync* && IS_SEQUENTIAL}] \
|
|
[get_property -min PERIOD $dest_clk]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from [get_cells -quiet -hier *cdc_sync_fifo_ram_reg* \
|
|
-filter {NAME =~ *i_dest_req_fifo* && IS_SEQUENTIAL}] \
|
|
-to $dest_clk \
|
|
[get_property -min PERIOD $dest_clk]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from $src_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_src_dest_bl_fifo/zerodeep.i_waddr_sync* && IS_SEQUENTIAL}] \
|
|
[get_property -min PERIOD $src_clk]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from $dest_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_src_dest_bl_fifo/zerodeep.i_raddr_sync* && IS_SEQUENTIAL}] \
|
|
[get_property -min PERIOD $dest_clk]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from [get_cells -quiet -hier *cdc_sync_fifo_ram_reg* \
|
|
-filter {NAME =~ *i_src_dest_bl_fifo* && IS_SEQUENTIAL}] \
|
|
-to $dest_clk \
|
|
[get_property -min PERIOD $dest_clk]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from $src_clk \
|
|
-through [get_cells -quiet -hier DP \
|
|
-filter {NAME =~ *i_request_arb/eot_mem_dest_reg*}] \
|
|
-to $dest_clk \
|
|
[get_property -min PERIOD $dest_clk]
|
|
|
|
<: } :>
|
|
<: if {$async_req_sg && $sg_enabled} { :>
|
|
set_false_path -quiet \
|
|
-from $req_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_sync_sg_enable* && IS_SEQUENTIAL}]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from $req_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_sg_addr_fifo/zerodeep.i_waddr_sync* && IS_SEQUENTIAL}] \
|
|
[get_property -min PERIOD $req_clk]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from $sg_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_sg_addr_fifo/zerodeep.i_raddr_sync* && IS_SEQUENTIAL}] \
|
|
[get_property -min PERIOD $sg_clk]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from [get_cells -quiet -hier *cdc_sync_fifo_ram_reg* \
|
|
-filter {NAME =~ *i_sg_addr_fifo* && IS_SEQUENTIAL}] \
|
|
-to $sg_clk \
|
|
[get_property -min PERIOD $sg_clk]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from $sg_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_sg_desc_fifo/zerodeep.i_waddr_sync* && IS_SEQUENTIAL}] \
|
|
[get_property -min PERIOD $sg_clk]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from $req_clk \
|
|
-to [get_cells -quiet -hier *cdc_sync_stage1_reg* \
|
|
-filter {NAME =~ *i_sg_desc_fifo/zerodeep.i_raddr_sync* && IS_SEQUENTIAL}] \
|
|
[get_property -min PERIOD $req_clk]
|
|
|
|
set_max_delay -quiet -datapath_only \
|
|
-from [get_cells -quiet -hier *cdc_sync_fifo_ram_reg* \
|
|
-filter {NAME =~ *i_sg_desc_fifo* && IS_SEQUENTIAL}] \
|
|
-to $req_clk \
|
|
[get_property -min PERIOD $req_clk]
|
|
|
|
set_false_path \
|
|
-to [get_pins -hierarchical * -filter {NAME=~*i_waddr_sync_gray/cdc_sync_stage1_reg[*]/D}]
|
|
|
|
set_false_path \
|
|
-to [get_pins -hierarchical * -filter {NAME=~*i_raddr_sync_gray/cdc_sync_stage1_reg[*]/D}]
|
|
|
|
<: } :>
|
|
# Reset signals
|
|
set_false_path -quiet \
|
|
-from [get_cells -quiet -hier *do_reset_reg* \
|
|
-filter {NAME =~ *i_reset_manager* && IS_SEQUENTIAL}] \
|
|
-to [get_pins -quiet -hier *reset_async_reg*/PRE]
|
|
|
|
set_false_path -quiet \
|
|
-from [get_cells -quiet -hier *reset_async_reg[0] \
|
|
-filter {NAME =~ *i_reset_manager* && IS_SEQUENTIAL}] \
|
|
-to [get_cells -quiet -hier *reset_async_reg[3]* \
|
|
-filter {NAME =~ *i_reset_manager* && IS_SEQUENTIAL}]
|
|
|
|
set_false_path -quiet \
|
|
-from [get_cells -quiet -hier *reset_async_reg[0] \
|
|
-filter {NAME =~ *i_reset_manager* && IS_SEQUENTIAL}] \
|
|
-to [get_pins -quiet -hier *reset_sync_in_reg*/PRE \
|
|
-filter {NAME =~ *i_reset_manager*}]
|
|
|
|
set_false_path -quiet \
|
|
-from [get_cells -quiet -hier *reset_sync_reg[0] \
|
|
-filter {NAME =~ *i_reset_manager* && IS_SEQUENTIAL}] \
|
|
-to [get_pins -quiet -hier *reset_sync_in_reg*/PRE \
|
|
-filter {NAME =~ *i_reset_manager*}]
|
|
|
|
set_property -dict { \
|
|
SHREG_EXTRACT NO \
|
|
ASYNC_REG TRUE \
|
|
} [get_cells -quiet -hier *reset_async_reg*]
|
|
|
|
set_property -dict { \
|
|
SHREG_EXTRACT NO \
|
|
ASYNC_REG TRUE \
|
|
} [get_cells -quiet -hier *reset_sync_reg*]
|
|
|
|
# Ignore timing for debug signals to register map
|
|
<: if {!$disable_debug_registers} { :>
|
|
set_false_path -quiet \
|
|
-from [get_cells -quiet -hier *cdc_sync_stage2_reg* \
|
|
-filter {name =~ *i_sync_src_request_id* && IS_SEQUENTIAL}] \
|
|
-to [get_cells -quiet -hier *up_rdata_reg* -filter {IS_SEQUENTIAL}]
|
|
set_false_path -quiet \
|
|
-from [get_cells -quiet -hier *cdc_sync_stage2_reg* \
|
|
-filter {name =~ *i_dest_sync_id* && IS_SEQUENTIAL}] \
|
|
-to [get_cells -quiet -hier *up_rdata_reg* -filter {IS_SEQUENTIAL}]
|
|
set_false_path -quiet \
|
|
-from [get_cells -quiet -hier *id_reg* -filter {name =~ *i_request_arb* && IS_SEQUENTIAL}] \
|
|
-to [get_cells -quiet -hier *up_rdata_reg* -filter {IS_SEQUENTIAL}]
|
|
set_false_path -quiet \
|
|
-from [get_cells -quiet -hier *address_reg* -filter {name =~ *i_addr_gen* && IS_SEQUENTIAL}] \
|
|
-to [get_cells -quiet -hier *up_rdata_reg* -filter {IS_SEQUENTIAL}]
|
|
set_false_path -quiet \
|
|
-from [get_cells -quiet -hier *reset_sync_reg* -filter {name =~ *i_reset_manager* && IS_SEQUENTIAL}] \
|
|
-to [get_cells -quiet -hier *up_rdata_reg* -filter {IS_SEQUENTIAL}]
|
|
<: } :>
|