| .. |
|
Makefile
|
axi_ad9361: Delete the old sync generator from the core
|
2015-11-11 11:06:19 +02:00 |
|
axi_ad9361.v
|
axi_ad9361: tx_valid must be controlled by the TDD controller
|
2016-02-12 14:33:34 +02:00 |
|
axi_ad9361_alt_lvds_rx.v
|
Add .gitattributes file
|
2015-07-01 18:43:51 +02:00 |
|
axi_ad9361_alt_lvds_tx.v
|
Add .gitattributes file
|
2015-07-01 18:43:51 +02:00 |
|
axi_ad9361_cmos_if.v
|
ad9361- cmos mode initial commit
|
2016-03-04 10:39:48 -05:00 |
|
axi_ad9361_constr.xdc
|
ad9361- ensm through dev-if
|
2015-08-27 11:41:49 -04:00 |
|
axi_ad9361_dev_if.v
|
ad9361- ensm through dev-if
|
2015-08-27 11:41:51 -04:00 |
|
axi_ad9361_dev_if_alt.v
|
axi_ad9361: Removed old signals from the altera device interface module
|
2015-11-24 11:20:35 +02:00 |
|
axi_ad9361_hw.tcl
|
axi_ad9361: Updated altera interfaces, added FIFO conduits per channel
|
2015-11-24 11:21:08 +02:00 |
|
axi_ad9361_ip.tcl
|
axi_ad9361: Delete the old sync generator from the core
|
2015-11-11 11:06:19 +02:00 |
|
axi_ad9361_rx.v
|
hdl/library: Update the IP parameters
|
2015-08-19 14:11:47 +03:00 |
|
axi_ad9361_rx_channel.v
|
hdl/library: Update the IP parameters
|
2015-08-19 14:11:47 +03:00 |
|
axi_ad9361_rx_pnmon.v
|
hdl/library: Update the IP parameters
|
2015-08-19 14:11:47 +03:00 |
|
axi_ad9361_tdd.v
|
axi_ad9361: tx_valid must be controlled by the TDD controller
|
2016-02-12 14:33:34 +02:00 |
|
axi_ad9361_tdd_if.v
|
hdl/library: Update the IP parameters
|
2015-08-19 14:11:47 +03:00 |
|
axi_ad9361_tx.v
|
ad9361- ensm through dev-if
|
2015-08-27 11:41:53 -04:00 |
|
axi_ad9361_tx_channel.v
|
hdl/library: Update the IP parameters
|
2015-08-19 14:11:47 +03:00 |
7d2939be92