77 lines
3.1 KiB
Verilog
77 lines
3.1 KiB
Verilog
// ***************************************************************************
|
|
// ***************************************************************************
|
|
// Copyright 2016(c) Analog Devices, Inc.
|
|
//
|
|
// All rights reserved.
|
|
//
|
|
// Redistribution and use in source and binary forms, with or without modification,
|
|
// are permitted provided that the following conditions are met:
|
|
// - Redistributions of source code must retain the above copyright
|
|
// notice, this list of conditions and the following disclaimer.
|
|
// - Redistributions in binary form must reproduce the above copyright
|
|
// notice, this list of conditions and the following disclaimer in
|
|
// the documentation and/or other materials provided with the
|
|
// distribution.
|
|
// - Neither the name of Analog Devices, Inc. nor the names of its
|
|
// contributors may be used to endorse or promote products derived
|
|
// from this software without specific prior written permission.
|
|
// - The use of this software may or may not infringe the patent rights
|
|
// of one or more patent holders. This license does not release you
|
|
// from the requirement that you obtain separate licenses from these
|
|
// patent holders to use this software.
|
|
// - Use of the software either in source or binary form, must be run
|
|
// on or directly connected to an Analog Devices Inc. component.
|
|
//
|
|
// THIS SOFTWARE IS PROVIDED BY ANALOG DEVICES "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
|
|
// INCLUDING, BUT NOT LIMITED TO, NON-INFRINGEMENT, MERCHANTABILITY AND FITNESS FOR A
|
|
// PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
//
|
|
// IN NO EVENT SHALL ANALOG DEVICES BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
|
|
// EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, INTELLECTUAL PROPERTY
|
|
// RIGHTS, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
|
|
// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,
|
|
// STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF
|
|
// THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
// ***************************************************************************
|
|
// ***************************************************************************
|
|
|
|
`timescale 1ns/100ps
|
|
|
|
module util_delay #(
|
|
|
|
parameter DATA_WIDTH = 1,
|
|
// the minimum valid value for DELAY_CYCLES is 1
|
|
parameter DELAY_CYCLES = 1) (
|
|
|
|
input clk,
|
|
input reset,
|
|
input din,
|
|
output [DATA_WIDTH-1:0] dout);
|
|
|
|
reg [DATA_WIDTH-1:0] dbuf[0:(DELAY_CYCLES-1)];
|
|
|
|
always @(posedge clk) begin
|
|
if (reset) begin
|
|
dbuf[0] <= 0;
|
|
end else begin
|
|
dbuf[0] <= din;
|
|
end
|
|
end
|
|
|
|
generate
|
|
genvar i;
|
|
for (i = 1; i < DELAY_CYCLES; i=i+1) begin:register_pipe
|
|
always @(posedge clk) begin
|
|
if (reset) begin
|
|
dbuf[i] <= 0;
|
|
end else begin
|
|
dbuf[i] <= dbuf[i-1];
|
|
end
|
|
end
|
|
end
|
|
endgenerate
|
|
|
|
assign dout = dbuf[(DELAY_CYCLES-1)];
|
|
|
|
endmodule
|