192 lines
5.7 KiB
Verilog
192 lines
5.7 KiB
Verilog
// ***************************************************************************
|
|
// ***************************************************************************
|
|
// Copyright 2014 - 2017 (c) Analog Devices, Inc. All rights reserved.
|
|
//
|
|
// Each core or library found in this collection may have its own licensing terms.
|
|
// The user should keep this in in mind while exploring these cores.
|
|
//
|
|
// Redistribution and use in source and binary forms,
|
|
// with or without modification of this file, are permitted under the terms of either
|
|
// (at the option of the user):
|
|
//
|
|
// 1. The GNU General Public License version 2 as published by the
|
|
// Free Software Foundation, which can be found in the top level directory, or at:
|
|
// https://www.gnu.org/licenses/old-licenses/gpl-2.0.en.html
|
|
//
|
|
// OR
|
|
//
|
|
// 2. An ADI specific BSD license as noted in the top level directory, or on-line at:
|
|
// https://github.com/analogdevicesinc/hdl/blob/dev/LICENSE
|
|
//
|
|
// ***************************************************************************
|
|
// ***************************************************************************
|
|
|
|
`timescale 1ns/100ps
|
|
|
|
module system_top (
|
|
|
|
input sys_rst,
|
|
input sys_clk_p,
|
|
input sys_clk_n,
|
|
|
|
input uart_sin,
|
|
output uart_sout,
|
|
|
|
output [ 2:0] ddr3_1_n,
|
|
output [ 1:0] ddr3_1_p,
|
|
output ddr3_reset_n,
|
|
output [13:0] ddr3_addr,
|
|
output [ 2:0] ddr3_ba,
|
|
output ddr3_cas_n,
|
|
output ddr3_ras_n,
|
|
output ddr3_we_n,
|
|
output ddr3_ck_n,
|
|
output ddr3_ck_p,
|
|
output ddr3_cke,
|
|
output ddr3_cs_n,
|
|
output [ 7:0] ddr3_dm,
|
|
inout [63:0] ddr3_dq,
|
|
inout [ 7:0] ddr3_dqs_n,
|
|
inout [ 7:0] ddr3_dqs_p,
|
|
output ddr3_odt,
|
|
|
|
output mdio_mdc,
|
|
inout mdio_mdio,
|
|
output mii_rst_n,
|
|
input mii_col,
|
|
input mii_crs,
|
|
input mii_rx_clk,
|
|
input mii_rx_er,
|
|
input mii_rx_dv,
|
|
input [ 3:0] mii_rxd,
|
|
input mii_tx_clk,
|
|
output mii_tx_en,
|
|
output [ 3:0] mii_txd,
|
|
|
|
output [26:1] linear_flash_addr,
|
|
output linear_flash_adv_ldn,
|
|
output linear_flash_ce_n,
|
|
inout [15:0] linear_flash_dq_io,
|
|
output linear_flash_oen,
|
|
output linear_flash_wen,
|
|
|
|
output fan_pwm,
|
|
|
|
inout [ 6:0] gpio_lcd,
|
|
inout [16:0] gpio_bd,
|
|
|
|
output iic_rstn,
|
|
inout iic_scl,
|
|
inout iic_sda,
|
|
|
|
output hdmi_out_clk,
|
|
output hdmi_hsync,
|
|
output hdmi_vsync,
|
|
output hdmi_data_e,
|
|
output [15:0] hdmi_data,
|
|
|
|
output spdif);
|
|
|
|
// internal signals
|
|
|
|
wire [63:0] gpio_i;
|
|
wire [63:0] gpio_o;
|
|
wire [63:0] gpio_t;
|
|
|
|
// default logic
|
|
|
|
assign ddr3_1_p = 2'b11;
|
|
assign ddr3_1_n = 3'b000;
|
|
assign fan_pwm = 1'b1;
|
|
assign iic_rstn = 1'b1;
|
|
|
|
ad_iobuf #(.DATA_WIDTH(17)) i_iobuf_sw_led (
|
|
.dio_t (gpio_t[16:0]),
|
|
.dio_i (gpio_o[16:0]),
|
|
.dio_o (gpio_i[16:0]),
|
|
.dio_p (gpio_bd));
|
|
|
|
// instantiations
|
|
|
|
system_wrapper i_system_wrapper (
|
|
.ddr3_addr (ddr3_addr),
|
|
.ddr3_ba (ddr3_ba),
|
|
.ddr3_cas_n (ddr3_cas_n),
|
|
.ddr3_ck_n (ddr3_ck_n),
|
|
.ddr3_ck_p (ddr3_ck_p),
|
|
.ddr3_cke (ddr3_cke),
|
|
.ddr3_cs_n (ddr3_cs_n),
|
|
.ddr3_dm (ddr3_dm),
|
|
.ddr3_dq (ddr3_dq),
|
|
.ddr3_dqs_n (ddr3_dqs_n),
|
|
.ddr3_dqs_p (ddr3_dqs_p),
|
|
.ddr3_odt (ddr3_odt),
|
|
.ddr3_ras_n (ddr3_ras_n),
|
|
.ddr3_reset_n (ddr3_reset_n),
|
|
.ddr3_we_n (ddr3_we_n),
|
|
.gpio_lcd_tri_io (gpio_lcd),
|
|
.hdmi_16_data (hdmi_data),
|
|
.hdmi_16_data_e (hdmi_data_e),
|
|
.hdmi_16_hsync (hdmi_hsync),
|
|
.hdmi_out_clk (hdmi_out_clk),
|
|
.hdmi_16_vsync (hdmi_vsync),
|
|
.iic_main_scl_io (iic_scl),
|
|
.iic_main_sda_io (iic_sda),
|
|
.gpio0_o (gpio_o[31:0]),
|
|
.gpio0_t (gpio_t[31:0]),
|
|
.gpio0_i (gpio_i[31:0]),
|
|
.gpio1_o (gpio_o[63:32]),
|
|
.gpio1_t (gpio_t[63:32]),
|
|
.gpio1_i (gpio_i[63:32]),
|
|
.mb_intr_02 (1'b0),
|
|
.mb_intr_03 (1'b0),
|
|
.mb_intr_06 (1'b0),
|
|
.mb_intr_12 (1'b0),
|
|
.mb_intr_13 (1'b0),
|
|
.mb_intr_14 (1'b0),
|
|
.mb_intr_15 (1'b0),
|
|
.hdmi_24_data (),
|
|
.hdmi_24_data_e (),
|
|
.hdmi_24_hsync (),
|
|
.hdmi_24_vsync (),
|
|
.hdmi_36_data (),
|
|
.hdmi_36_data_e (),
|
|
.hdmi_36_hsync (),
|
|
.hdmi_36_vsync (),
|
|
.spi_clk_i (1'b0),
|
|
.spi_clk_o (),
|
|
.spi_csn_i (1'b0),
|
|
.spi_csn_o (),
|
|
.spi_sdi_i (1'b0),
|
|
.spi_sdo_i (1'b0),
|
|
.spi_sdo_o (),
|
|
.mdio_mdc (mdio_mdc),
|
|
.mdio_mdio_io (mdio_mdio),
|
|
.mii_col (mii_col),
|
|
.mii_crs (mii_crs),
|
|
.mii_rst_n (mii_rst_n),
|
|
.mii_rx_clk (mii_rx_clk),
|
|
.mii_rx_dv (mii_rx_dv),
|
|
.mii_rx_er (mii_rx_er),
|
|
.mii_rxd (mii_rxd),
|
|
.mii_tx_clk (mii_tx_clk),
|
|
.mii_tx_en (mii_tx_en),
|
|
.mii_txd (mii_txd),
|
|
.linear_flash_addr (linear_flash_addr),
|
|
.linear_flash_adv_ldn (linear_flash_adv_ldn),
|
|
.linear_flash_ce_n (linear_flash_ce_n),
|
|
.linear_flash_dq_io (linear_flash_dq_io),
|
|
.linear_flash_oen (linear_flash_oen),
|
|
.linear_flash_wen (linear_flash_wen),
|
|
.spdif (spdif),
|
|
.sys_clk_n (sys_clk_n),
|
|
.sys_clk_p (sys_clk_p),
|
|
.sys_rst (sys_rst),
|
|
.uart_sin (uart_sin),
|
|
.uart_sout (uart_sout));
|
|
|
|
endmodule
|
|
|
|
// ***************************************************************************
|
|
// ***************************************************************************
|