579 lines
15 KiB
XML
Executable File
579 lines
15 KiB
XML
Executable File
<?xml version="1.0" encoding="UTF-8"?>
|
|
<system name="$${FILENAME}">
|
|
<component
|
|
name="$${FILENAME}"
|
|
displayName="$${FILENAME}"
|
|
version="1.0"
|
|
description=""
|
|
tags=""
|
|
categories="System" />
|
|
<parameter name="bonusData"><![CDATA[bonusData
|
|
{
|
|
element a10gx_base
|
|
{
|
|
datum _sortIndex
|
|
{
|
|
value = "1";
|
|
type = "int";
|
|
}
|
|
}
|
|
element a10gx_base.sys_mem_s_avl
|
|
{
|
|
datum _lockedAddress
|
|
{
|
|
value = "1";
|
|
type = "boolean";
|
|
}
|
|
datum baseAddress
|
|
{
|
|
value = "0";
|
|
type = "String";
|
|
}
|
|
}
|
|
element daq2
|
|
{
|
|
datum _sortIndex
|
|
{
|
|
value = "2";
|
|
type = "int";
|
|
}
|
|
}
|
|
element daq2.axi_ad9144_core_s_axi
|
|
{
|
|
datum baseAddress
|
|
{
|
|
value = "131072";
|
|
type = "String";
|
|
}
|
|
}
|
|
element daq2.axi_ad9144_dma_s_axi
|
|
{
|
|
datum baseAddress
|
|
{
|
|
value = "212992";
|
|
type = "String";
|
|
}
|
|
}
|
|
element daq2.axi_ad9680_core_s_axi
|
|
{
|
|
datum baseAddress
|
|
{
|
|
value = "65536";
|
|
type = "String";
|
|
}
|
|
}
|
|
element daq2.axi_ad9680_dma_s_axi
|
|
{
|
|
datum baseAddress
|
|
{
|
|
value = "196608";
|
|
type = "String";
|
|
}
|
|
}
|
|
element daq2.axi_jesd_xcvr_s_axi
|
|
{
|
|
datum baseAddress
|
|
{
|
|
value = "0";
|
|
type = "String";
|
|
}
|
|
}
|
|
element sys_clk
|
|
{
|
|
datum _sortIndex
|
|
{
|
|
value = "0";
|
|
type = "int";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
element system_bd
|
|
{
|
|
datum _originalDeviceFamily
|
|
{
|
|
value = "Arria 10";
|
|
type = "String";
|
|
}
|
|
}
|
|
}
|
|
]]></parameter>
|
|
<parameter name="clockCrossingAdapter" value="FIFO" />
|
|
<parameter name="device" value="10AX115S3F45I2SGE2" />
|
|
<parameter name="deviceFamily" value="Arria 10" />
|
|
<parameter name="deviceSpeedGrade" value="2" />
|
|
<parameter name="fabricMode" value="QSYS" />
|
|
<parameter name="generateLegacySim" value="false" />
|
|
<parameter name="generationId" value="0" />
|
|
<parameter name="globalResetBus" value="false" />
|
|
<parameter name="hdlLanguage" value="VERILOG" />
|
|
<parameter name="hideFromIPCatalog" value="false" />
|
|
<parameter name="lockedInterfaceDefinition" value="" />
|
|
<parameter name="maxAdditionalLatency" value="2" />
|
|
<parameter name="projectName" value="daq2_a10gx.qpf" />
|
|
<parameter name="sopcBorderPoints" value="false" />
|
|
<parameter name="systemHash" value="0" />
|
|
<parameter name="testBenchDutName" value="" />
|
|
<parameter name="timeStamp" value="0" />
|
|
<parameter name="useTestBenchNamingPattern" value="false" />
|
|
<instanceScript></instanceScript>
|
|
<interface
|
|
name="a10gx_base_sys_ddr3_cntrl_mem"
|
|
internal="a10gx_base.sys_ddr3_cntrl_mem"
|
|
type="conduit"
|
|
dir="end" />
|
|
<interface
|
|
name="a10gx_base_sys_ddr3_cntrl_oct"
|
|
internal="a10gx_base.sys_ddr3_cntrl_oct"
|
|
type="conduit"
|
|
dir="end" />
|
|
<interface
|
|
name="a10gx_base_sys_ddr3_cntrl_pll_ref_clk"
|
|
internal="a10gx_base.sys_ddr3_cntrl_pll_ref_clk"
|
|
type="clock"
|
|
dir="end" />
|
|
<interface
|
|
name="a10gx_base_sys_ethernet_mdio"
|
|
internal="a10gx_base.sys_ethernet_mdio"
|
|
type="conduit"
|
|
dir="end" />
|
|
<interface
|
|
name="a10gx_base_sys_ethernet_ref_clk"
|
|
internal="a10gx_base.sys_ethernet_ref_clk"
|
|
type="clock"
|
|
dir="end" />
|
|
<interface
|
|
name="a10gx_base_sys_ethernet_reset"
|
|
internal="a10gx_base.sys_ethernet_reset"
|
|
type="reset"
|
|
dir="start" />
|
|
<interface
|
|
name="a10gx_base_sys_ethernet_sgmii"
|
|
internal="a10gx_base.sys_ethernet_sgmii"
|
|
type="conduit"
|
|
dir="end" />
|
|
<interface name="a10gx_base_sys_gpio" internal="a10gx_base.sys_gpio" />
|
|
<interface
|
|
name="a10gx_base_sys_gpio_bd"
|
|
internal="a10gx_base.sys_gpio_bd"
|
|
type="conduit"
|
|
dir="end" />
|
|
<interface
|
|
name="a10gx_base_sys_gpio_in"
|
|
internal="a10gx_base.sys_gpio_in"
|
|
type="conduit"
|
|
dir="end" />
|
|
<interface
|
|
name="a10gx_base_sys_gpio_out"
|
|
internal="a10gx_base.sys_gpio_out"
|
|
type="conduit"
|
|
dir="end" />
|
|
<interface
|
|
name="a10gx_base_sys_spi"
|
|
internal="a10gx_base.sys_spi"
|
|
type="conduit"
|
|
dir="end" />
|
|
<interface name="daq2_rx_data" internal="daq2.rx_data" type="conduit" dir="end" />
|
|
<interface
|
|
name="daq2_rx_ref_clk"
|
|
internal="daq2.rx_ref_clk"
|
|
type="clock"
|
|
dir="end" />
|
|
<interface name="daq2_rx_sync" internal="daq2.rx_sync" type="conduit" dir="end" />
|
|
<interface
|
|
name="daq2_rx_sysref"
|
|
internal="daq2.rx_sysref"
|
|
type="conduit"
|
|
dir="end" />
|
|
<interface name="daq2_tx_data" internal="daq2.tx_data" type="conduit" dir="end" />
|
|
<interface
|
|
name="daq2_tx_ref_clk"
|
|
internal="daq2.tx_ref_clk"
|
|
type="clock"
|
|
dir="end" />
|
|
<interface name="daq2_tx_sync" internal="daq2.tx_sync" type="conduit" dir="end" />
|
|
<interface
|
|
name="daq2_tx_sysref"
|
|
internal="daq2.tx_sysref"
|
|
type="conduit"
|
|
dir="end" />
|
|
<interface name="sys_clk" internal="sys_clk.clk_in" type="clock" dir="end" />
|
|
<interface
|
|
name="sys_reset"
|
|
internal="sys_clk.clk_in_reset"
|
|
type="reset"
|
|
dir="end" />
|
|
<module name="a10gx_base" kind="a10gx_system_bd" version="1.0" enabled="1">
|
|
<parameter name="AUTO_DEVICE" value="10AX115S3F45I2SGE2" />
|
|
<parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
|
|
<parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
|
|
<parameter name="AUTO_GENERATION_ID" value="0" />
|
|
<parameter name="AUTO_SYS_CLK_CLOCK_DOMAIN" value="6" />
|
|
<parameter name="AUTO_SYS_CLK_CLOCK_RATE" value="100000000" />
|
|
<parameter name="AUTO_SYS_CLK_RESET_DOMAIN" value="6" />
|
|
<parameter name="AUTO_SYS_CPU_M_AVL_ADDRESS_MAP"><![CDATA[<address-map><slave name='daq2_axi_jesd_xcvr.s_axi' start='0x0' end='0x10000' /><slave name='daq2_axi_ad9680_core.s_axi' start='0x10000' end='0x20000' /><slave name='daq2_axi_ad9144_core.s_axi' start='0x20000' end='0x30000' /><slave name='daq2_axi_ad9680_dma.s_axi' start='0x30000' end='0x34000' /><slave name='daq2_axi_ad9144_dma.s_axi' start='0x34000' end='0x38000' /></address-map>]]></parameter>
|
|
<parameter name="AUTO_SYS_CPU_M_AVL_ADDRESS_WIDTH" value="AddressWidth = 18" />
|
|
<parameter name="AUTO_SYS_DDR3_CNTRL_PLL_REF_CLK_CLOCK_DOMAIN" value="1" />
|
|
<parameter name="AUTO_SYS_DDR3_CNTRL_PLL_REF_CLK_CLOCK_RATE" value="0" />
|
|
<parameter name="AUTO_SYS_DDR3_CNTRL_PLL_REF_CLK_RESET_DOMAIN" value="1" />
|
|
<parameter name="AUTO_SYS_ETHERNET_REF_CLK_CLOCK_DOMAIN" value="2" />
|
|
<parameter name="AUTO_SYS_ETHERNET_REF_CLK_CLOCK_RATE" value="0" />
|
|
<parameter name="AUTO_SYS_ETHERNET_REF_CLK_RESET_DOMAIN" value="2" />
|
|
<parameter name="AUTO_SYS_INTR_INTERRUPTS_USED" value="3" />
|
|
<parameter name="AUTO_UNIQUE_ID">$${FILENAME}_a10gx_base</parameter>
|
|
</module>
|
|
<module name="daq2" kind="daq2_bd" version="1.0" enabled="1">
|
|
<parameter name="AUTO_AXI_AD9144_DMA_M_AXI_ADDRESS_MAP"><![CDATA[<address-map><slave name='a10gx_base_sys_ddr3_cntrl_arch.ctrl_amm_0' start='0x0' end='0x10000000' /></address-map>]]></parameter>
|
|
<parameter
|
|
name="AUTO_AXI_AD9144_DMA_M_AXI_ADDRESS_WIDTH"
|
|
value="AddressWidth = 29" />
|
|
<parameter name="AUTO_AXI_AD9680_DMA_M_AXI_ADDRESS_MAP"><![CDATA[<address-map><slave name='a10gx_base_sys_ddr3_cntrl_arch.ctrl_amm_0' start='0x0' end='0x10000000' /></address-map>]]></parameter>
|
|
<parameter
|
|
name="AUTO_AXI_AD9680_DMA_M_AXI_ADDRESS_WIDTH"
|
|
value="AddressWidth = 29" />
|
|
<parameter name="AUTO_DEVICE" value="10AX115S3F45I2SGE2" />
|
|
<parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
|
|
<parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
|
|
<parameter name="AUTO_GENERATION_ID" value="0" />
|
|
<parameter name="AUTO_MEM_CLK_CLOCK_DOMAIN" value="8" />
|
|
<parameter name="AUTO_MEM_CLK_CLOCK_RATE" value="133333250" />
|
|
<parameter name="AUTO_MEM_CLK_RESET_DOMAIN" value="8" />
|
|
<parameter name="AUTO_RX_REF_CLK_CLOCK_DOMAIN" value="4" />
|
|
<parameter name="AUTO_RX_REF_CLK_CLOCK_RATE" value="0" />
|
|
<parameter name="AUTO_RX_REF_CLK_RESET_DOMAIN" value="4" />
|
|
<parameter name="AUTO_SYS_CLK_CLOCK_DOMAIN" value="6" />
|
|
<parameter name="AUTO_SYS_CLK_CLOCK_RATE" value="100000000" />
|
|
<parameter name="AUTO_SYS_CLK_RESET_DOMAIN" value="6" />
|
|
<parameter name="AUTO_TX_REF_CLK_CLOCK_DOMAIN" value="5" />
|
|
<parameter name="AUTO_TX_REF_CLK_CLOCK_RATE" value="0" />
|
|
<parameter name="AUTO_TX_REF_CLK_RESET_DOMAIN" value="5" />
|
|
<parameter name="AUTO_UNIQUE_ID" value="$${FILENAME}_daq2" />
|
|
</module>
|
|
<module name="sys_clk" kind="clock_source" version="15.1" enabled="1">
|
|
<parameter name="clockFrequency" value="100000000" />
|
|
<parameter name="clockFrequencyKnown" value="true" />
|
|
<parameter name="inputClockFrequency" value="0" />
|
|
<parameter name="resetSynchronousEdges" value="NONE" />
|
|
</module>
|
|
<connection
|
|
kind="avalon"
|
|
version="15.1"
|
|
start="daq2.axi_ad9144_dma_m_axi"
|
|
end="a10gx_base.sys_mem_s_avl">
|
|
<parameter name="arbitrationPriority" value="1" />
|
|
<parameter name="baseAddress" value="0x0000" />
|
|
<parameter name="defaultConnection" value="false" />
|
|
</connection>
|
|
<connection
|
|
kind="avalon"
|
|
version="15.1"
|
|
start="daq2.axi_ad9680_dma_m_axi"
|
|
end="a10gx_base.sys_mem_s_avl">
|
|
<parameter name="arbitrationPriority" value="1" />
|
|
<parameter name="baseAddress" value="0x0000" />
|
|
<parameter name="defaultConnection" value="false" />
|
|
</connection>
|
|
<connection
|
|
kind="avalon"
|
|
version="15.1"
|
|
start="a10gx_base.sys_cpu_m_avl"
|
|
end="daq2.axi_ad9144_core_s_axi">
|
|
<parameter name="arbitrationPriority" value="1" />
|
|
<parameter name="baseAddress" value="0x00020000" />
|
|
<parameter name="defaultConnection" value="false" />
|
|
</connection>
|
|
<connection
|
|
kind="avalon"
|
|
version="15.1"
|
|
start="a10gx_base.sys_cpu_m_avl"
|
|
end="daq2.axi_ad9144_dma_s_axi">
|
|
<parameter name="arbitrationPriority" value="1" />
|
|
<parameter name="baseAddress" value="0x00034000" />
|
|
<parameter name="defaultConnection" value="false" />
|
|
</connection>
|
|
<connection
|
|
kind="avalon"
|
|
version="15.1"
|
|
start="a10gx_base.sys_cpu_m_avl"
|
|
end="daq2.axi_ad9680_core_s_axi">
|
|
<parameter name="arbitrationPriority" value="1" />
|
|
<parameter name="baseAddress" value="0x00010000" />
|
|
<parameter name="defaultConnection" value="false" />
|
|
</connection>
|
|
<connection
|
|
kind="avalon"
|
|
version="15.1"
|
|
start="a10gx_base.sys_cpu_m_avl"
|
|
end="daq2.axi_ad9680_dma_s_axi">
|
|
<parameter name="arbitrationPriority" value="1" />
|
|
<parameter name="baseAddress" value="0x00030000" />
|
|
<parameter name="defaultConnection" value="false" />
|
|
</connection>
|
|
<connection
|
|
kind="avalon"
|
|
version="15.1"
|
|
start="a10gx_base.sys_cpu_m_avl"
|
|
end="daq2.axi_jesd_xcvr_s_axi">
|
|
<parameter name="arbitrationPriority" value="1" />
|
|
<parameter name="baseAddress" value="0x0000" />
|
|
<parameter name="defaultConnection" value="false" />
|
|
</connection>
|
|
<connection
|
|
kind="clock"
|
|
version="15.1"
|
|
start="sys_clk.clk"
|
|
end="a10gx_base.sys_clk" />
|
|
<connection kind="clock" version="15.1" start="sys_clk.clk" end="daq2.sys_clk" />
|
|
<connection
|
|
kind="clock"
|
|
version="15.1"
|
|
start="a10gx_base.mem_clk"
|
|
end="daq2.mem_clk" />
|
|
<connection
|
|
kind="interrupt"
|
|
version="15.1"
|
|
start="a10gx_base.sys_intr"
|
|
end="daq2.axi_ad9144_dma_intr">
|
|
<parameter name="irqNumber" value="1" />
|
|
</connection>
|
|
<connection
|
|
kind="interrupt"
|
|
version="15.1"
|
|
start="a10gx_base.sys_intr"
|
|
end="daq2.axi_ad9680_dma_intr">
|
|
<parameter name="irqNumber" value="0" />
|
|
</connection>
|
|
<connection
|
|
kind="reset"
|
|
version="15.1"
|
|
start="sys_clk.clk_reset"
|
|
end="a10gx_base.sys_rst" />
|
|
<connection
|
|
kind="reset"
|
|
version="15.1"
|
|
start="sys_clk.clk_reset"
|
|
end="daq2.sys_rst" />
|
|
<connection
|
|
kind="reset"
|
|
version="15.1"
|
|
start="a10gx_base.mem_rst"
|
|
end="daq2.mem_rst" />
|
|
<interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="FIFO" />
|
|
<interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="false" />
|
|
<interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="2" />
|
|
</system>
|