154 lines
4.3 KiB
Verilog
154 lines
4.3 KiB
Verilog
// ***************************************************************************
|
|
// ***************************************************************************
|
|
// Copyright 2014 - 2017 (c) Analog Devices, Inc. All rights reserved.
|
|
//
|
|
// In this HDL repository, there are many different and unique modules, consisting
|
|
// of various HDL (Verilog or VHDL) components. The individual modules are
|
|
// developed independently, and may be accompanied by separate and unique license
|
|
// terms.
|
|
//
|
|
// The user should read each of these license terms, and understand the
|
|
// freedoms and responsibilities that he or she has by using this source/core.
|
|
//
|
|
// This core is distributed in the hope that it will be useful, but WITHOUT ANY
|
|
// WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR
|
|
// A PARTICULAR PURPOSE.
|
|
//
|
|
// Redistribution and use of source or resulting binaries, with or without modification
|
|
// of this file, are permitted under one of the following two license terms:
|
|
//
|
|
// 1. The GNU General Public License version 2 as published by the
|
|
// Free Software Foundation, which can be found in the top level directory
|
|
// of this repository (LICENSE_GPL2), and also online at:
|
|
// <https://www.gnu.org/licenses/old-licenses/gpl-2.0.html>
|
|
//
|
|
// OR
|
|
//
|
|
// 2. An ADI specific BSD license, which can be found in the top level directory
|
|
// of this repository (LICENSE_ADIBSD), and also on-line at:
|
|
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD
|
|
// This will allow to generate bit files and not release the source code,
|
|
// as long as it attaches to an ADI device.
|
|
//
|
|
// ***************************************************************************
|
|
// ***************************************************************************
|
|
|
|
module dmac_dest_axi_stream #(
|
|
|
|
parameter ID_WIDTH = 3,
|
|
parameter S_AXIS_DATA_WIDTH = 64,
|
|
parameter BEATS_PER_BURST_WIDTH = 4)(
|
|
|
|
input s_axis_aclk,
|
|
input s_axis_aresetn,
|
|
|
|
input enable,
|
|
output enabled,
|
|
input sync_id,
|
|
output sync_id_ret,
|
|
output xfer_req,
|
|
|
|
input [ID_WIDTH-1:0] request_id,
|
|
output [ID_WIDTH-1:0] response_id,
|
|
output [ID_WIDTH-1:0] data_id,
|
|
input data_eot,
|
|
input response_eot,
|
|
|
|
input m_axis_ready,
|
|
output m_axis_valid,
|
|
output [S_AXIS_DATA_WIDTH-1:0] m_axis_data,
|
|
output m_axis_last,
|
|
|
|
output fifo_ready,
|
|
input fifo_valid,
|
|
input [S_AXIS_DATA_WIDTH-1:0] fifo_data,
|
|
|
|
input req_valid,
|
|
output req_ready,
|
|
input [BEATS_PER_BURST_WIDTH-1:0] req_last_burst_length,
|
|
input req_xlast,
|
|
|
|
output response_valid,
|
|
input response_ready,
|
|
output response_resp_eot,
|
|
output [1:0] response_resp
|
|
);
|
|
|
|
|
|
reg req_xlast_d = 1'b0;
|
|
|
|
assign sync_id_ret = sync_id;
|
|
wire data_enabled;
|
|
wire _fifo_ready;
|
|
wire m_axis_last_s;
|
|
|
|
// We are not allowed to just de-assert valid, but if the streaming target does
|
|
// not accept any samples anymore we'd lock up the DMA core. So retain the last
|
|
// beat when disabled until it is accepted. But if in the meantime the DMA core
|
|
// is re-enabled and new data becomes available overwrite the old.
|
|
|
|
always @(posedge s_axis_aclk) begin
|
|
if(req_ready == 1'b1) begin
|
|
req_xlast_d <= req_xlast;
|
|
end
|
|
end
|
|
|
|
assign m_axis_last = (req_xlast_d == 1'b1) ? m_axis_last_s : 1'b0;
|
|
|
|
dmac_data_mover # (
|
|
.ID_WIDTH(ID_WIDTH),
|
|
.DATA_WIDTH(S_AXIS_DATA_WIDTH),
|
|
.BEATS_PER_BURST_WIDTH(BEATS_PER_BURST_WIDTH),
|
|
.DISABLE_WAIT_FOR_ID(0),
|
|
.LAST(1)
|
|
) i_data_mover (
|
|
.clk(s_axis_aclk),
|
|
.resetn(s_axis_aresetn),
|
|
|
|
.enable(enable),
|
|
.enabled(data_enabled),
|
|
.sync_id(sync_id),
|
|
.xfer_req(xfer_req),
|
|
|
|
.request_id(request_id),
|
|
.response_id(data_id),
|
|
.eot(data_eot),
|
|
|
|
.req_valid(req_valid),
|
|
.req_ready(req_ready),
|
|
.req_last_burst_length(req_last_burst_length),
|
|
|
|
.m_axi_ready(m_axis_ready),
|
|
.m_axi_valid(m_axis_valid),
|
|
.m_axi_data(m_axis_data),
|
|
.m_axi_last(m_axis_last_s),
|
|
.s_axi_ready(_fifo_ready),
|
|
.s_axi_valid(fifo_valid),
|
|
.s_axi_data(fifo_data)
|
|
);
|
|
|
|
dmac_response_generator # (
|
|
.ID_WIDTH(ID_WIDTH)
|
|
) i_response_generator (
|
|
.clk(s_axis_aclk),
|
|
.resetn(s_axis_aresetn),
|
|
|
|
.enable(data_enabled),
|
|
.enabled(enabled),
|
|
.sync_id(sync_id),
|
|
|
|
.request_id(data_id),
|
|
.response_id(response_id),
|
|
|
|
.eot(response_eot),
|
|
|
|
.resp_valid(response_valid),
|
|
.resp_ready(response_ready),
|
|
.resp_eot(response_resp_eot),
|
|
.resp_resp(response_resp)
|
|
);
|
|
|
|
assign fifo_ready = _fifo_ready | ~enabled;
|
|
|
|
endmodule
|