41 lines
1.2 KiB
Tcl
41 lines
1.2 KiB
Tcl
|
|
package require qsys
|
|
source ../scripts/adi_env.tcl
|
|
source ../scripts/adi_ip_alt.tcl
|
|
|
|
ad_ip_create util_dacfifo {UTIL DAC FIFO Interface}
|
|
ad_ip_files util_dacfifo [list\
|
|
$ad_hdl_dir/library/common/ad_mem.v \
|
|
$ad_hdl_dir/library/common/ad_mem_asym.v \
|
|
$ad_hdl_dir/library/common/ad_b2g.v \
|
|
$ad_hdl_dir/library/common/ad_g2b.v \
|
|
util_dacfifo.v \
|
|
util_dacfifo_bypass.v \
|
|
util_dacfifo_constr.sdc]
|
|
|
|
# parameters
|
|
|
|
ad_ip_parameter DEVICE_FAMILY STRING {Arria 10}
|
|
ad_ip_parameter ADDRESS_WIDTH INTEGER 6
|
|
ad_ip_parameter DATA_WIDTH INTEGER 128
|
|
|
|
# interfaces
|
|
|
|
ad_alt_intf clock dma_clk input 1 clk
|
|
ad_alt_intf reset dma_rst input 1 if_dma_clk
|
|
ad_alt_intf signal dma_valid input 1 valid
|
|
ad_alt_intf signal dma_data input DATA_WIDTH data
|
|
ad_alt_intf signal dma_ready output 1 ready
|
|
ad_alt_intf signal dma_xfer_req input 1 xfer_req
|
|
ad_alt_intf signal dma_xfer_last input 1 last
|
|
|
|
ad_alt_intf clock dac_clk input 1
|
|
ad_alt_intf reset dac_rst input 1 if_dac_clk
|
|
ad_alt_intf signal dac_valid input 1 valid
|
|
ad_alt_intf signal dac_data output DATA_WIDTH data
|
|
ad_alt_intf signal dac_xfer_out output 1 xfer_req
|
|
ad_alt_intf signal dac_dunf output 1 unf
|
|
|
|
ad_alt_intf signal bypass input 1 bypass
|
|
|