6f540b0ef2
-remove util_extract -instrument triggering logic_analyzer <-> adc_trigger using dedicated latency paths -move logic_analyzer on adc clock domain (100MHz -> 100MHz) |
||
---|---|---|
.. | ||
Makefile | ||
system_bd.tcl | ||
system_constr.xdc | ||
system_project.tcl | ||
system_top.v |