9cd218eb90
In case of high precision devices with just a simple SPI interface for control and data, the effective data rate can be significatly lower than the SPI clock, and more importantly there isn't any relation between the two clock domain. The rate is defined by a SOT (start of transfer) generator, which initiates a SPI transfer. Taking the fact that the generator runs on system clock (100 MHz), and the device can require smaller rate (in kHz domain), the 7 bit dac_datarate register is just too small. Therefor increasing to 16 bit. |
||
|---|---|---|
| library | ||
| projects | ||
| .gitattributes | ||
| .gitignore | ||
| LICENSE | ||
| Makefile | ||
| README.md | ||
README.md
HDL Reference Designs
Analog Devices Inc. HDL libraries and projects
Branches
Each release has its own branch and master always synced with the latest release. To find out more information about the latest release please check the release notes. Every branch, which has dev in its name, is a development branch and should handle it accordingly.