zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
pluto_hdl_adi/projects/adrv9364z7020
History
Adrian Costina b7ca17f02b scripts: Change adi_project_create to adi_project_xilinx for creating xilinx projects 2017-06-07 12:06:50 +03:00
..
ccbob_cmos scripts: Change adi_project_create to adi_project_xilinx for creating xilinx projects 2017-06-07 12:06:50 +03:00
ccbob_lvds scripts: Change adi_project_create to adi_project_xilinx for creating xilinx projects 2017-06-07 12:06:50 +03:00
ccbox_lvds scripts: Change adi_project_create to adi_project_xilinx for creating xilinx projects 2017-06-07 12:06:50 +03:00
ccusb_lvds scripts: Change adi_project_create to adi_project_xilinx for creating xilinx projects 2017-06-07 12:06:50 +03:00
common adrv9364z7020- fix enable/en_agc mixup 2017-06-05 16:06:27 -04:00
Makefile adrv9364z7020: Rename pzsdr1 to adrv9364z7020 2017-05-25 17:20:23 +03:00
README.md adrv9364z7020: Update README 2017-05-25 17:47:58 +03:00

README.md

ADRV4CRR SDR SOM

This folder contains the ADRV4CRR SOM projects for each of the carrier boards.

Board Design Files

Directory/File Description
common/adrv9364z7020_bd.tcl ADRV4CRR SOM module board design file.
common/ccbob_bd.tcl carrier, break out board design file.
common/ccfmc_bd.tcl carrier, fmc board design file.
common/ccpci_bd.tcl carrier, pci-e board design file.
common/ccusb_bd.tcl carrier, usb board design file.

FMC & BOB carrier designs includes loopback daughtercards for connectivity testing.

Board Constraint Files

Directory/File Description
common/adrv9364z7020_constr.xdc ADRV4CRR SOM base constraints file.
common/adrv9364z7020_constr_cmos.xdc ADRV4CRR SOM CMOS mode constraints file.
common/adrv9364z7020_constr_lvds.xdc ADRV4CRR SOM LVDS mode constraints file.
common/ccbob_constr.xdc carrier, break out board constraints file.
common/ccfmc_constr.xdc carrier, fmc board constraints file.
common/ccpci_constr.xdc carrier, pci-e board constraints file.
common/ccusb_constr.xdc carrier, usb board constraints file.

FMC & BRK carrier designs includes loopback daughtercards for connectivity testing.

Building, Generating Bit Files

[adrv9364z7020] cd ccbob_cmos

[adrv9364z7020/ccbob_cmos] make

The make in each carrier directory builds the corresponding project. The above example builds ADRV4CRR-BOB hardware bit files in CMOS mode.

Documentation