zcy
/
pluto_hdl_adi
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
pluto_hdl_adi/library/axi_logic_analyzer
History
Adrian Costina d3bfb33871 constraints: up_xfer_cntrl and up_xfer_status have its own constraints 
The up_xfer_cntrl and up_xfer_status modules have its own constraints files
in library/xilinx/common. Each IP which has an instance of these
modules, have to use these constraints files.

The following IPs were modified:
  - axi_adc_decimate
  - axi_adc_trigger
  - axi_dac_interpolate
  - axi_logic_analyzer
 		2018-04-11 15:09:54 +03:00
..
Makefile constraints: up_xfer_cntrl and up_xfer_status have its own constraints 2018-04-11 15:09:54 +03:00
axi_logic_analyzer.v axi_logic_analyzer: Fix push-pull/open-drain selection 2018-03-07 10:19:51 +02:00
axi_logic_analyzer_constr.xdc constraints: up_xfer_cntrl and up_xfer_status have its own constraints 2018-04-11 15:09:54 +03:00
axi_logic_analyzer_ip.tcl constraints: up_xfer_cntrl and up_xfer_status have its own constraints 2018-04-11 15:09:54 +03:00
axi_logic_analyzer_reg.v axi_logic_analyzer: Streaming flag initial commit 2017-07-03 18:00:23 +03:00
axi_logic_analyzer_trigger.v axi_logic_analyzer: Compensate the 4 word latency of util_var_fifo 2017-08-30 18:17:41 +03:00