184 lines
5.0 KiB
Verilog
184 lines
5.0 KiB
Verilog
// ***************************************************************************
|
|
// ***************************************************************************
|
|
// Copyright 2014 - 2017 (c) Analog Devices, Inc. All rights reserved.
|
|
//
|
|
// Each core or library found in this collection may have its own licensing terms.
|
|
// The user should keep this in in mind while exploring these cores.
|
|
//
|
|
// Redistribution and use in source and binary forms,
|
|
// with or without modification of this file, are permitted under the terms of either
|
|
// (at the option of the user):
|
|
//
|
|
// 1. The GNU General Public License version 2 as published by the
|
|
// Free Software Foundation, which can be found in the top level directory, or at:
|
|
// https://www.gnu.org/licenses/old-licenses/gpl-2.0.en.html
|
|
//
|
|
// OR
|
|
//
|
|
// 2. An ADI specific BSD license as noted in the top level directory, or on-line at:
|
|
// https://github.com/analogdevicesinc/hdl/blob/dev/LICENSE
|
|
//
|
|
// ***************************************************************************
|
|
// ***************************************************************************
|
|
// This is the dac physical interface (drives samples from the low speed clock to the
|
|
// dac clock domain.
|
|
|
|
`timescale 1ns/100ps
|
|
|
|
module axi_ad9739a_if #(
|
|
|
|
parameter DEVICE_TYPE = 0) (
|
|
|
|
// dac interface
|
|
|
|
input dac_clk_in_p,
|
|
input dac_clk_in_n,
|
|
output dac_clk_out_p,
|
|
output dac_clk_out_n,
|
|
output [13:0] dac_data_out_a_p,
|
|
output [13:0] dac_data_out_a_n,
|
|
output [13:0] dac_data_out_b_p,
|
|
output [13:0] dac_data_out_b_n,
|
|
|
|
// internal resets and clocks
|
|
|
|
input dac_rst,
|
|
output dac_clk,
|
|
output dac_div_clk,
|
|
output reg dac_status,
|
|
|
|
// data interface
|
|
|
|
input [15:0] dac_data_00,
|
|
input [15:0] dac_data_01,
|
|
input [15:0] dac_data_02,
|
|
input [15:0] dac_data_03,
|
|
input [15:0] dac_data_04,
|
|
input [15:0] dac_data_05,
|
|
input [15:0] dac_data_06,
|
|
input [15:0] dac_data_07,
|
|
input [15:0] dac_data_08,
|
|
input [15:0] dac_data_09,
|
|
input [15:0] dac_data_10,
|
|
input [15:0] dac_data_11,
|
|
input [15:0] dac_data_12,
|
|
input [15:0] dac_data_13,
|
|
input [15:0] dac_data_14,
|
|
input [15:0] dac_data_15);
|
|
|
|
|
|
// internal registers
|
|
|
|
// internal signals
|
|
|
|
wire dac_clk_in_s;
|
|
wire dac_div_clk_s;
|
|
|
|
// dac status
|
|
|
|
always @(posedge dac_div_clk) begin
|
|
if (dac_rst == 1'b1) begin
|
|
dac_status <= 1'd0;
|
|
end else begin
|
|
dac_status <= 1'd1;
|
|
end
|
|
end
|
|
|
|
// dac data output serdes(s) & buffers
|
|
|
|
ad_serdes_out #(
|
|
.DDR_OR_SDR_N(1),
|
|
.DATA_WIDTH(14),
|
|
.SERDES_FACTOR(8),
|
|
.DEVICE_TYPE (DEVICE_TYPE))
|
|
i_serdes_out_data_a (
|
|
.rst (dac_rst),
|
|
.clk (dac_clk),
|
|
.div_clk (dac_div_clk),
|
|
.loaden (1'b0),
|
|
.data_s0 (dac_data_00[15:2]),
|
|
.data_s1 (dac_data_02[15:2]),
|
|
.data_s2 (dac_data_04[15:2]),
|
|
.data_s3 (dac_data_06[15:2]),
|
|
.data_s4 (dac_data_08[15:2]),
|
|
.data_s5 (dac_data_10[15:2]),
|
|
.data_s6 (dac_data_12[15:2]),
|
|
.data_s7 (dac_data_14[15:2]),
|
|
.data_out_se (),
|
|
.data_out_p (dac_data_out_a_p),
|
|
.data_out_n (dac_data_out_a_n));
|
|
|
|
// dac data output serdes(s) & buffers
|
|
|
|
ad_serdes_out #(
|
|
.DDR_OR_SDR_N(1),
|
|
.DATA_WIDTH(14),
|
|
.SERDES_FACTOR(8),
|
|
.DEVICE_TYPE (DEVICE_TYPE))
|
|
i_serdes_out_data_b (
|
|
.rst (dac_rst),
|
|
.clk (dac_clk),
|
|
.div_clk (dac_div_clk),
|
|
.loaden (1'b0),
|
|
.data_s0 (dac_data_01[15:2]),
|
|
.data_s1 (dac_data_03[15:2]),
|
|
.data_s2 (dac_data_05[15:2]),
|
|
.data_s3 (dac_data_07[15:2]),
|
|
.data_s4 (dac_data_09[15:2]),
|
|
.data_s5 (dac_data_11[15:2]),
|
|
.data_s6 (dac_data_13[15:2]),
|
|
.data_s7 (dac_data_15[15:2]),
|
|
.data_out_se (),
|
|
.data_out_p (dac_data_out_b_p),
|
|
.data_out_n (dac_data_out_b_n));
|
|
|
|
// dac clock output serdes & buffer
|
|
|
|
ad_serdes_out #(
|
|
.DDR_OR_SDR_N(1),
|
|
.DATA_WIDTH(1),
|
|
.SERDES_FACTOR(8),
|
|
.DEVICE_TYPE (DEVICE_TYPE))
|
|
i_serdes_out_clk (
|
|
.rst (dac_rst),
|
|
.clk (dac_clk),
|
|
.div_clk (dac_div_clk),
|
|
.loaden (1'b0),
|
|
.data_s0 (1'b1),
|
|
.data_s1 (1'b0),
|
|
.data_s2 (1'b1),
|
|
.data_s3 (1'b0),
|
|
.data_s4 (1'b1),
|
|
.data_s5 (1'b0),
|
|
.data_s6 (1'b1),
|
|
.data_s7 (1'b0),
|
|
.data_out_se (),
|
|
.data_out_p (dac_clk_out_p),
|
|
.data_out_n (dac_clk_out_n));
|
|
|
|
// dac clock input buffers
|
|
|
|
IBUFGDS i_dac_clk_in_ibuf (
|
|
.I (dac_clk_in_p),
|
|
.IB (dac_clk_in_n),
|
|
.O (dac_clk_in_s));
|
|
|
|
BUFG i_dac_clk_in_gbuf (
|
|
.I (dac_clk_in_s),
|
|
.O (dac_clk));
|
|
|
|
BUFR #(.BUFR_DIVIDE("4")) i_dac_div_clk_rbuf (
|
|
.CLR (1'b0),
|
|
.CE (1'b1),
|
|
.I (dac_clk_in_s),
|
|
.O (dac_div_clk_s));
|
|
|
|
BUFG i_dac_div_clk_gbuf (
|
|
.I (dac_div_clk_s),
|
|
.O (dac_div_clk));
|
|
|
|
endmodule
|
|
|
|
// ***************************************************************************
|
|
// ***************************************************************************
|