Bogdan Luncan 73af87a324 ad9081: Versal transceiver update ... - Remove 4 lane limitation - Adds support for RX or TX only instantiation Signed-off-by: Bogdan Luncan <bogdan.luncan@analog.com>		2023-05-10 12:59:58 +03:00
..
Makefile	library & projects: Update Makefiles	2023-01-27 11:54:05 +02:00
system_bd.tcl	Updated the makefiles to build the projects in subdirectories based on the build parameters.	2022-11-14 09:38:42 +02:00
system_constr.xdc	ad9081_fmca_ebz/vck190: Make second sync CMOS and GPIO controllable	2022-05-26 09:13:05 +03:00
system_project.tcl	ad9081: Versal transceiver update	2023-05-10 12:59:58 +03:00
system_top.v	ad9081: Versal transceiver update	2023-05-10 12:59:58 +03:00
timing_constr.xdc	ad9081_fmca_ebz/vck190: Initial version	2021-10-05 14:09:51 +03:00