222 lines
8.0 KiB
Verilog
Executable File
222 lines
8.0 KiB
Verilog
Executable File
// ***************************************************************************
|
|
// ***************************************************************************
|
|
// Copyright 2014 - 2022 (c) Analog Devices, Inc. All rights reserved.
|
|
//
|
|
// In this HDL repository, there are many different and unique modules, consisting
|
|
// of various HDL (Verilog or VHDL) components. The individual modules are
|
|
// developed independently, and may be accompanied by separate and unique license
|
|
// terms.
|
|
//
|
|
// The user should read each of these license terms, and understand the
|
|
// freedoms and responsibilities that he or she has by using this source/core.
|
|
//
|
|
// This core is distributed in the hope that it will be useful, but WITHOUT ANY
|
|
// WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR
|
|
// A PARTICULAR PURPOSE.
|
|
//
|
|
// Redistribution and use of source or resulting binaries, with or without modification
|
|
// of this file, are permitted under one of the following two license terms:
|
|
//
|
|
// 1. The GNU General Public License version 2 as published by the
|
|
// Free Software Foundation, which can be found in the top level directory
|
|
// of this repository (LICENSE_GPL2), and also online at:
|
|
// <https://www.gnu.org/licenses/old-licenses/gpl-2.0.html>
|
|
//
|
|
// OR
|
|
//
|
|
// 2. An ADI specific BSD license, which can be found in the top level directory
|
|
// of this repository (LICENSE_ADIBSD), and also on-line at:
|
|
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD
|
|
// This will allow to generate bit files and not release the source code,
|
|
// as long as it attaches to an ADI device.
|
|
//
|
|
// ***************************************************************************
|
|
// ***************************************************************************
|
|
|
|
`timescale 1ns/100ps
|
|
|
|
module system_top (
|
|
|
|
// clock and resets
|
|
input sys_clk,
|
|
input fpga_resetn,
|
|
input hps_ref_clk,
|
|
|
|
// hps-ddr4 (72)
|
|
input hps_ddr_ref_clk,
|
|
input hps_ddr_rzq,
|
|
output [16:0] hps_ddr_a,
|
|
output hps_ddr_act_n,
|
|
input hps_ddr_alert_n,
|
|
output [ 1:0] hps_ddr_ba,
|
|
output hps_ddr_bg,
|
|
output hps_ddr_ck,
|
|
output hps_ddr_ck_n,
|
|
output hps_ddr_cke,
|
|
output hps_ddr_odt,
|
|
output hps_ddr_par,
|
|
output hps_ddr_cs_n,
|
|
output hps_ddr_reset_n,
|
|
inout [ 8:0] hps_ddr_dqs_p,
|
|
inout [ 8:0] hps_ddr_dqs_n,
|
|
inout [ 8:0] hps_ddr_dbi_n,
|
|
inout [71:0] hps_ddr_dq,
|
|
|
|
// hps-ethernet
|
|
input hps_emac_rx_clk,
|
|
input hps_emac_rx_ctl,
|
|
input [ 3:0] hps_emac_rx,
|
|
output hps_emac_tx_clk,
|
|
output hps_emac_tx_ctl,
|
|
output [ 3:0] hps_emac_tx,
|
|
output hps_emac_mdc,
|
|
inout hps_emac_mdio,
|
|
|
|
// hps-usb
|
|
input hps_usb_clk,
|
|
input hps_usb_dir,
|
|
input hps_usb_nxt,
|
|
output hps_usb_stp,
|
|
inout [ 7:0] hps_usb_data,
|
|
|
|
// hps-uart
|
|
input hps_uart_rx,
|
|
output hps_uart_tx,
|
|
|
|
// hps-i2c (shard w fmc-a, fmc-b)
|
|
inout hps_i2c_sda,
|
|
inout hps_i2c_scl,
|
|
|
|
// fpga-gpio motherboard (led/dpsw/button)
|
|
input [ 3:0] fpga_gpio_dpsw,
|
|
input [ 3:0] fpga_gpio_btn,
|
|
output [ 3:0] fpga_gpio_led,
|
|
|
|
// sdmmc-interface
|
|
output hps_sdmmc_clk,
|
|
inout hps_sdmmc_cmd,
|
|
inout [ 3:0] hps_sdmmc_data,
|
|
|
|
// jtag-interface
|
|
input hps_jtag_tck,
|
|
input hps_jtag_tms,
|
|
output hps_jtag_tdo,
|
|
input hps_jtag_tdi,
|
|
|
|
// hps-OOBE daughter card peripherals
|
|
inout hps_gpio_eth_irq,
|
|
inout hps_gpio_usb_oci,
|
|
inout [ 1:0] hps_gpio_btn,
|
|
inout [ 2:0] hps_gpio_led
|
|
);
|
|
|
|
// internal signals
|
|
wire [63:0] gpio_i;
|
|
wire [63:0] gpio_o;
|
|
wire ninit_done_s;
|
|
wire h2f_reset_s;
|
|
wire sys_resetn_s;
|
|
|
|
// motherboard-gpio
|
|
assign gpio_i[ 3: 0] = fpga_gpio_dpsw;
|
|
assign gpio_i[ 7: 4] = fpga_gpio_btn;
|
|
assign gpio_i[31:11] = gpio_o[31:11];
|
|
assign fpga_gpio_led = gpio_o[10: 8];
|
|
|
|
// assignments
|
|
assign gpio_i[63:32] = gpio_o[63:32];
|
|
|
|
// system reset is a combination of external reset, HPS reset and S10 init
|
|
// done reset
|
|
assign sys_resetn_s = fpga_resetn & ~h2f_reset_s & ~ninit_done_s;
|
|
|
|
// instantiations
|
|
system_bd i_system_bd (
|
|
.sys_clk_clk (sys_clk),
|
|
.sys_rst_reset_n (sys_resetn_s),
|
|
.h2f_reset_reset (h2f_reset_s),
|
|
.rst_ninit_done_ninit_done (ninit_done_s),
|
|
|
|
.sys_gpio_bd_in_port (gpio_i[31: 0]),
|
|
.sys_gpio_bd_out_port (gpio_o[31: 0]),
|
|
.sys_gpio_in_export (gpio_i[63:32]),
|
|
.sys_gpio_out_export (gpio_o[63:32]),
|
|
|
|
.sys_hps_io_hps_io_phery_emac0_TX_CLK (hps_emac_tx_clk),
|
|
.sys_hps_io_hps_io_phery_emac0_TXD0 (hps_emac_tx[0]),
|
|
.sys_hps_io_hps_io_phery_emac0_TXD1 (hps_emac_tx[1]),
|
|
.sys_hps_io_hps_io_phery_emac0_TXD2 (hps_emac_tx[2]),
|
|
.sys_hps_io_hps_io_phery_emac0_TXD3 (hps_emac_tx[3]),
|
|
.sys_hps_io_hps_io_phery_emac0_RX_CTL (hps_emac_rx_ctl),
|
|
.sys_hps_io_hps_io_phery_emac0_TX_CTL (hps_emac_tx_ctl),
|
|
.sys_hps_io_hps_io_phery_emac0_RX_CLK (hps_emac_rx_clk),
|
|
.sys_hps_io_hps_io_phery_emac0_RXD0 (hps_emac_rx[0]),
|
|
.sys_hps_io_hps_io_phery_emac0_RXD1 (hps_emac_rx[1]),
|
|
.sys_hps_io_hps_io_phery_emac0_RXD2 (hps_emac_rx[2]),
|
|
.sys_hps_io_hps_io_phery_emac0_RXD3 (hps_emac_rx[3]),
|
|
.sys_hps_io_hps_io_phery_emac0_MDIO (hps_emac_mdio),
|
|
.sys_hps_io_hps_io_phery_emac0_MDC (hps_emac_mdc),
|
|
|
|
.sys_hps_io_hps_io_phery_sdmmc_CMD (hps_sdmmc_cmd),
|
|
.sys_hps_io_hps_io_phery_sdmmc_D0 (hps_sdmmc_data[0]),
|
|
.sys_hps_io_hps_io_phery_sdmmc_D1 (hps_sdmmc_data[1]),
|
|
.sys_hps_io_hps_io_phery_sdmmc_D2 (hps_sdmmc_data[2]),
|
|
.sys_hps_io_hps_io_phery_sdmmc_D3 (hps_sdmmc_data[3]),
|
|
.sys_hps_io_hps_io_phery_sdmmc_CCLK (hps_sdmmc_clk),
|
|
|
|
.sys_hps_io_hps_io_phery_usb0_DATA0 (hps_usb_data[0]),
|
|
.sys_hps_io_hps_io_phery_usb0_DATA1 (hps_usb_data[1]),
|
|
.sys_hps_io_hps_io_phery_usb0_DATA2 (hps_usb_data[2]),
|
|
.sys_hps_io_hps_io_phery_usb0_DATA3 (hps_usb_data[3]),
|
|
.sys_hps_io_hps_io_phery_usb0_DATA4 (hps_usb_data[4]),
|
|
.sys_hps_io_hps_io_phery_usb0_DATA5 (hps_usb_data[5]),
|
|
.sys_hps_io_hps_io_phery_usb0_DATA6 (hps_usb_data[6]),
|
|
.sys_hps_io_hps_io_phery_usb0_DATA7 (hps_usb_data[7]),
|
|
.sys_hps_io_hps_io_phery_usb0_CLK (hps_usb_clk),
|
|
.sys_hps_io_hps_io_phery_usb0_STP (hps_usb_stp),
|
|
.sys_hps_io_hps_io_phery_usb0_DIR (hps_usb_dir),
|
|
.sys_hps_io_hps_io_phery_usb0_NXT (hps_usb_nxt),
|
|
|
|
.sys_hps_io_hps_io_phery_uart0_RX (hps_uart_rx),
|
|
.sys_hps_io_hps_io_phery_uart0_TX (hps_uart_tx),
|
|
|
|
.sys_hps_io_hps_io_phery_i2c1_SDA (hps_i2c_sda),
|
|
.sys_hps_io_hps_io_phery_i2c1_SCL (hps_i2c_scl),
|
|
|
|
.sys_hps_io_hps_io_gpio_gpio1_io0 (hps_gpio_eth_irq),
|
|
.sys_hps_io_hps_io_gpio_gpio1_io1 (hps_gpio_usb_oci),
|
|
.sys_hps_io_hps_io_gpio_gpio1_io4 (hps_gpio_btn[0]),
|
|
.sys_hps_io_hps_io_gpio_gpio1_io5 (hps_gpio_btn[1]),
|
|
|
|
.sys_hps_io_hps_io_jtag_tck (hps_jtag_tck),
|
|
.sys_hps_io_hps_io_jtag_tms (hps_jtag_tms),
|
|
.sys_hps_io_hps_io_jtag_tdo (hps_jtag_tdo),
|
|
.sys_hps_io_hps_io_jtag_tdi (hps_jtag_tdi),
|
|
|
|
.sys_hps_io_hps_io_hps_ocs_clk (hps_ref_clk),
|
|
|
|
.sys_hps_io_hps_io_gpio_gpio1_io19 (hps_gpio_led[1]),
|
|
.sys_hps_io_hps_io_gpio_gpio1_io20 (hps_gpio_led[0]),
|
|
.sys_hps_io_hps_io_gpio_gpio1_io21 (hps_gpio_led[2]),
|
|
|
|
.sys_hps_ddr_ref_clk_clk (hps_ddr_ref_clk),
|
|
.sys_hps_ddr_oct_oct_rzqin (hps_ddr_rzq),
|
|
.sys_hps_ddr_mem_ck (hps_ddr_ck),
|
|
.sys_hps_ddr_mem_ck_n (hps_ddr_ck_n),
|
|
.sys_hps_ddr_mem_a (hps_ddr_a),
|
|
.sys_hps_ddr_mem_act_n (hps_ddr_act_n),
|
|
.sys_hps_ddr_mem_ba (hps_ddr_ba),
|
|
.sys_hps_ddr_mem_bg (hps_ddr_bg),
|
|
.sys_hps_ddr_mem_cke (hps_ddr_cke),
|
|
.sys_hps_ddr_mem_cs_n (hps_ddr_cs_n),
|
|
.sys_hps_ddr_mem_odt (hps_ddr_odt),
|
|
.sys_hps_ddr_mem_reset_n (hps_ddr_reset_n),
|
|
.sys_hps_ddr_mem_par (hps_ddr_par),
|
|
.sys_hps_ddr_mem_alert_n (hps_ddr_alert_n),
|
|
.sys_hps_ddr_mem_dqs (hps_ddr_dqs_p),
|
|
.sys_hps_ddr_mem_dqs_n (hps_ddr_dqs_n),
|
|
.sys_hps_ddr_mem_dq (hps_ddr_dq),
|
|
.sys_hps_ddr_mem_dbi_n (hps_ddr_dbi_n));
|
|
|
|
endmodule
|