pluto_hdl_adi/projects/common/a10soc
Rejeesh Kutty b3ce821311 change pl ddr clock to 1G 2017-05-01 09:35:10 -04:00
..
a10soc_plddr4_assign.tcl a10soc/plddr4- differential refclk 2017-03-06 14:11:36 -05:00
a10soc_plddr4_dacfifo_qsys.tcl change pl ddr clock to 1G 2017-05-01 09:35:10 -04:00
a10soc_system_assign.tcl altera srf files do not work 2017-03-22 09:25:50 -04:00
a10soc_system_qsys.tcl adrv9371x/altera- gpio equivalency fix 2017-03-27 16:37:55 -04:00