pluto_hdl_adi/projects/adv7513/de10nano/system_constr.sdc

7 lines
127 B
Plaintext

create_clock -period "20.000 ns" -name sys_clk_50mhz [get_ports {sys_clk}]
derive_pll_clocks
derive_clock_uncertainty