206 lines
6.3 KiB
Verilog
206 lines
6.3 KiB
Verilog
// ***************************************************************************
|
|
// ***************************************************************************
|
|
// Copyright 2014 - 2017 (c) Analog Devices, Inc. All rights reserved.
|
|
//
|
|
// This core is distributed in the hope that it will be useful, but WITHOUT ANY
|
|
// WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR
|
|
// A PARTICULAR PURPOSE.
|
|
//
|
|
// Redistribution and use of source or resulting binaries, with or without modification
|
|
// of this file, are permitted under one of the following two license terms:
|
|
//
|
|
// 1. The GNU General Public License version 2 as published by the
|
|
// Free Software Foundation, which can be found in the top level directory of
|
|
// the repository (LICENSE_GPL2), and at: <https://www.gnu.org/licenses/old-licenses/gpl-2.0.html>
|
|
//
|
|
// OR
|
|
//
|
|
// 2. An ADI specific BSD license as noted in the top level directory, or on-line at:
|
|
// https://github.com/analogdevicesinc/hdl/blob/master/LICENSE_ADIBSD
|
|
// This will allow to generate bit files and not release the source code,
|
|
// as long as it attaches to an ADI device.
|
|
//
|
|
// ***************************************************************************
|
|
// ***************************************************************************
|
|
|
|
`timescale 1ns/100ps
|
|
|
|
module system_top (
|
|
|
|
input sys_rst,
|
|
input sys_clk_p,
|
|
input sys_clk_n,
|
|
|
|
input uart_sin,
|
|
output uart_sout,
|
|
|
|
output [13:0] ddr3_addr,
|
|
output [ 2:0] ddr3_ba,
|
|
output ddr3_cas_n,
|
|
output [ 0:0] ddr3_ck_n,
|
|
output [ 0:0] ddr3_ck_p,
|
|
output [ 0:0] ddr3_cke,
|
|
output [ 0:0] ddr3_cs_n,
|
|
output [ 7:0] ddr3_dm,
|
|
inout [63:0] ddr3_dq,
|
|
inout [ 7:0] ddr3_dqs_n,
|
|
inout [ 7:0] ddr3_dqs_p,
|
|
output [ 0:0] ddr3_odt,
|
|
output ddr3_ras_n,
|
|
output ddr3_reset_n,
|
|
output ddr3_we_n,
|
|
|
|
output phy_reset_n,
|
|
output phy_mdc,
|
|
inout phy_mdio,
|
|
output phy_tx_clk,
|
|
output phy_tx_ctrl,
|
|
output [ 3:0] phy_tx_data,
|
|
input phy_rx_clk,
|
|
input phy_rx_ctrl,
|
|
input [ 3:0] phy_rx_data,
|
|
|
|
output fan_pwm,
|
|
|
|
inout [ 6:0] gpio_lcd,
|
|
inout [12:0] gpio_bd,
|
|
|
|
output iic_rstn,
|
|
inout iic_scl,
|
|
inout iic_sda,
|
|
|
|
input rx_clk_in_p,
|
|
input rx_clk_in_n,
|
|
input rx_frame_in_p,
|
|
input rx_frame_in_n,
|
|
input [ 5:0] rx_data_in_p,
|
|
input [ 5:0] rx_data_in_n,
|
|
|
|
output tx_clk_out_p,
|
|
output tx_clk_out_n,
|
|
output tx_frame_out_p,
|
|
output tx_frame_out_n,
|
|
output [ 5:0] tx_data_out_p,
|
|
output [ 5:0] tx_data_out_n,
|
|
|
|
output txnrx,
|
|
output enable,
|
|
|
|
inout gpio_resetb,
|
|
inout gpio_sync,
|
|
inout gpio_en_agc,
|
|
inout [ 3:0] gpio_ctl,
|
|
inout [ 7:0] gpio_status,
|
|
|
|
output spi_csn_0,
|
|
output spi_clk,
|
|
output spi_mosi,
|
|
input spi_miso );
|
|
|
|
// internal signals
|
|
|
|
wire [63:0] gpio_i;
|
|
wire [63:0] gpio_o;
|
|
wire [63:0] gpio_t;
|
|
wire [ 7:0] spi_csn;
|
|
wire spi_clk;
|
|
wire spi_mosi;
|
|
wire spi_miso;
|
|
|
|
// assignments
|
|
|
|
assign fan_pwm = 1'b1;
|
|
assign iic_rstn = 1'b1;
|
|
assign spi_csn_0 = spi_csn[0];
|
|
|
|
// instantiations
|
|
|
|
ad_iobuf #(.DATA_WIDTH(15)) i_iobuf (
|
|
.dio_t (gpio_t[46:32]),
|
|
.dio_i (gpio_o[46:32]),
|
|
.dio_o (gpio_i[46:32]),
|
|
.dio_p ({ gpio_resetb,
|
|
gpio_sync,
|
|
gpio_en_agc,
|
|
gpio_ctl,
|
|
gpio_status}));
|
|
|
|
ad_iobuf #(.DATA_WIDTH(13)) i_iobuf_sw_led (
|
|
.dio_t (gpio_t[12:0]),
|
|
.dio_i (gpio_o[12:0]),
|
|
.dio_o (gpio_i[12:0]),
|
|
.dio_p (gpio_bd));
|
|
|
|
system_wrapper i_system_wrapper (
|
|
.ddr3_addr (ddr3_addr),
|
|
.ddr3_ba (ddr3_ba),
|
|
.ddr3_cas_n (ddr3_cas_n),
|
|
.ddr3_ck_n (ddr3_ck_n),
|
|
.ddr3_ck_p (ddr3_ck_p),
|
|
.ddr3_cke (ddr3_cke),
|
|
.ddr3_cs_n (ddr3_cs_n),
|
|
.ddr3_dm (ddr3_dm),
|
|
.ddr3_dq (ddr3_dq),
|
|
.ddr3_dqs_n (ddr3_dqs_n),
|
|
.ddr3_dqs_p (ddr3_dqs_p),
|
|
.ddr3_odt (ddr3_odt),
|
|
.ddr3_ras_n (ddr3_ras_n),
|
|
.ddr3_reset_n (ddr3_reset_n),
|
|
.ddr3_we_n (ddr3_we_n),
|
|
.gpio_lcd_tri_io (gpio_lcd),
|
|
.gpio0_o (gpio_o[31:0]),
|
|
.gpio0_t (gpio_t[31:0]),
|
|
.gpio0_i (gpio_i[31:0]),
|
|
.gpio1_o (gpio_o[63:32]),
|
|
.gpio1_t (gpio_t[63:32]),
|
|
.gpio1_i (gpio_i[63:32]),
|
|
.iic_main_scl_io (iic_scl),
|
|
.iic_main_sda_io (iic_sda),
|
|
.mb_intr_06 (1'b0),
|
|
.mb_intr_07 (1'b0),
|
|
.mb_intr_08 (1'b0),
|
|
.mb_intr_14 (1'b0),
|
|
.mb_intr_15 (1'b0),
|
|
.mdio_mdio_io (phy_mdio),
|
|
.mdio_mdc (phy_mdc),
|
|
.phy_rst_n (phy_reset_n),
|
|
.rgmii_rd (phy_rx_data),
|
|
.rgmii_rx_ctl (phy_rx_ctrl),
|
|
.rgmii_rxc (phy_rx_clk),
|
|
.rgmii_td (phy_tx_data),
|
|
.rgmii_tx_ctl (phy_tx_ctrl),
|
|
.rgmii_txc (phy_tx_clk),
|
|
.sys_clk_n (sys_clk_n),
|
|
.sys_clk_p (sys_clk_p),
|
|
.sys_rst (sys_rst),
|
|
.spi_clk_i (spi_clk),
|
|
.spi_clk_o (spi_clk),
|
|
.spi_csn_i (spi_csn),
|
|
.spi_csn_o (spi_csn),
|
|
.spi_sdi_i (spi_miso),
|
|
.spi_sdo_i (spi_mosi),
|
|
.spi_sdo_o (spi_mosi),
|
|
.rx_clk_in_n (rx_clk_in_n),
|
|
.rx_clk_in_p (rx_clk_in_p),
|
|
.rx_data_in_n (rx_data_in_n),
|
|
.rx_data_in_p (rx_data_in_p),
|
|
.rx_frame_in_n (rx_frame_in_n),
|
|
.rx_frame_in_p (rx_frame_in_p),
|
|
.tx_clk_out_n (tx_clk_out_n),
|
|
.tx_clk_out_p (tx_clk_out_p),
|
|
.tx_data_out_n (tx_data_out_n),
|
|
.tx_data_out_p (tx_data_out_p),
|
|
.tx_frame_out_n (tx_frame_out_n),
|
|
.tx_frame_out_p (tx_frame_out_p),
|
|
.uart_sin (uart_sin),
|
|
.uart_sout (uart_sout),
|
|
.enable (enable),
|
|
.txnrx (txnrx),
|
|
.up_enable (gpio_o[47]),
|
|
.up_txnrx (gpio_o[48]));
|
|
|
|
endmodule
|
|
|
|
// ***************************************************************************
|
|
// ***************************************************************************
|