70 lines
2.4 KiB
Tcl
70 lines
2.4 KiB
Tcl
|
|
package require qsys
|
|
source ../../scripts/adi_env.tcl
|
|
source ../../scripts/adi_ip_alt.tcl
|
|
|
|
ad_ip_create avl_dacfifo {Avalon DDR DAC Fifo}
|
|
ad_ip_files avl_dacfifo [list\
|
|
$ad_hdl_dir/library/altera/common/ad_mem_asym.v \
|
|
$ad_hdl_dir/library/common/util_dacfifo_bypass.v \
|
|
$ad_hdl_dir/library/common/util_delay.v \
|
|
$ad_hdl_dir/library/common/ad_b2g.v \
|
|
$ad_hdl_dir/library/common/ad_g2b.v \
|
|
avl_dacfifo_byteenable_coder.v \
|
|
avl_dacfifo_byteenable_decoder.v \
|
|
avl_dacfifo_wr.v \
|
|
avl_dacfifo_rd.v \
|
|
avl_dacfifo.v \
|
|
avl_dacfifo_constr.sdc]
|
|
|
|
# parameters
|
|
|
|
ad_ip_parameter DAC_DATA_WIDTH INTEGER 64
|
|
ad_ip_parameter DMA_DATA_WIDTH INTEGER 64
|
|
ad_ip_parameter AVL_DATA_WIDTH INTEGER 512
|
|
ad_ip_parameter AVL_ADDRESS_WIDTH INTEGER 25
|
|
ad_ip_parameter AVL_BASE_ADDRESS INTEGER 0
|
|
ad_ip_parameter AVL_ADDRESS_LIMIT INTEGER 0x800000
|
|
|
|
# interfaces
|
|
|
|
ad_alt_intf clock dma_clk input 1 clk
|
|
ad_alt_intf reset dma_rst input 1 if_dma_clk
|
|
ad_alt_intf signal dma_valid input 1 valid
|
|
ad_alt_intf signal dma_data input DMA_DATA_WIDTH data
|
|
ad_alt_intf signal dma_ready output 1 ready
|
|
ad_alt_intf signal dma_xfer_req input 1 xfer_req
|
|
ad_alt_intf signal dma_xfer_last input 1 last
|
|
|
|
ad_alt_intf clock dac_clk input 1 clk
|
|
ad_alt_intf reset dac_rst input 1 if_dac_clk
|
|
ad_alt_intf signal dac_valid input 1 valid
|
|
ad_alt_intf signal dac_data output DAC_DATA_WIDTH data
|
|
ad_alt_intf signal dac_dunf output 1 unf
|
|
ad_alt_intf signal dac_xfer_out output 1 xfer_out
|
|
|
|
ad_alt_intf signal bypass input 1 bypass
|
|
|
|
add_interface avl_clock clock end
|
|
add_interface_port avl_clock avl_clk clk input 1
|
|
|
|
add_interface avl_reset reset end
|
|
set_interface_property avl_reset associatedclock avl_clock
|
|
add_interface_port avl_reset avl_reset reset input 1
|
|
|
|
add_interface amm_ddr avalon master
|
|
add_interface_port amm_ddr avl_address address output 25
|
|
add_interface_port amm_ddr avl_burstcount burstcount output 7
|
|
add_interface_port amm_ddr avl_byteenable byteenable output 64
|
|
add_interface_port amm_ddr avl_read read output 1
|
|
add_interface_port amm_ddr avl_readdata readdata input 512
|
|
add_interface_port amm_ddr avl_readdata_valid readdatavalid input 1
|
|
add_interface_port amm_ddr avl_ready waitrequest_n input 1
|
|
add_interface_port amm_ddr avl_write write output 1
|
|
add_interface_port amm_ddr avl_writedata writedata output 512
|
|
|
|
set_interface_property amm_ddr associatedClock avl_clock
|
|
set_interface_property amm_ddr associatedReset avl_reset
|
|
set_interface_property amm_ddr addressUnits WORDS
|
|
|