4ed7c9aee9
The toplevel input/output signal names are lower case, but the signals connected to the system_wrapper are upper case. Since verilog is case sensitive this leaves the toplevel input/output signals unconnected. Fix this by using lower case names everywhere. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> |
||
---|---|---|
.. | ||
Makefile | ||
prcfg_constr.xdc | ||
system_bd.tcl | ||
system_project.tcl | ||
system_top.v |