pluto_hdl_adi/projects/ad4630_fmc/zed
Iulia Moldovan 68461110aa Replace link in license header from master to main
Signed-off-by: Iulia Moldovan <Iulia.Moldovan@analog.com>
2024-01-16 16:48:45 +02:00
..
Makefile library & projects: Update Makefiles 2023-01-27 11:54:05 +02:00
README.md ad463x: Fix readme 2021-10-26 15:42:57 +03:00
system_bd.tcl Add copyright and license to .tcl, .ttcl files 2023-07-25 15:22:26 +03:00
system_constr.xdc FMC pinout configurations for AD4630. (#1193) 2023-10-18 10:28:11 +03:00
system_constr_1sdi.xdc Add copyright and license to .xdc files 2023-07-25 11:03:02 +03:00
system_constr_2sdi.xdc Add copyright and license to .xdc files 2023-07-25 11:03:02 +03:00
system_constr_4sdi.xdc FMC pinout configurations for AD4630. (#1193) 2023-10-18 10:28:11 +03:00
system_constr_8sdi.xdc Add copyright and license to .xdc files 2023-07-25 11:03:02 +03:00
system_project.tcl Add copyright and license to .tcl, .ttcl files 2023-07-25 15:22:26 +03:00
system_top.v Replace link in license header from master to main 2024-01-16 16:48:45 +02:00

README.md

EVAL-AD463X_FMCZ HDL reference design

Building the design

The design supports almost all the digital interface modes of AD4630-24, a new bit stream should be generated each time when the targeted configuration changes.

Default configuration: generic SPI mode for clocking, 2 lanes per channel, SDR data capture and capture zone 2.

Building attributes

Attribute name Valid values
CLK_MODE 0 - SPI / 1 - Echo-clock or Master clock
NUM_OF_SDI 1 - Interleaved / 2 - 1LPC / 4 - 2LPC / 8 - 4LPC
CAPTURE_ZONE 1 - negedge of BUSY / 2 - next posedge of CNV
DDR_EN 0 - MISO runs on SDR / 1 - MISO runs on DDR

Example: make CLK_MODE=1 NUM_OF_SDI=2 CAPTURE_ZONE=2 DDR_EN=0

Documentation

https://wiki.analog.com/resources/eval/user-guides/ad463x/hdl